Abstract
Simulation and formal verification are two complementary techniques for checking the correctness of hardware and software designs. Formal verification proves that a design property holds for all points of the search space while simulation checks this property by probing the search space at a subset of points. A known fact is that simulation works surprisingly well taking into account the negligible part of the search space covered by test points. We explore this phenomenon by the example of the satisfiability problem (SAT). We believe that the success of simulation can be understood if one interprets a set of test points not as a sample of the search space, but as an “encryption” of a formal proof. We introduce the notion of a sufficient test set of a CNF formula as a test set encrypting a formal proof that this formula is unsatisfiable. We show how sufficient test sets can be built. We discuss applications of tight sufficient test sets for testing technological faults (manufacturing testing) and design changes (functional verification) and give some experimental results.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Abramovici, M., Breuer, M.A., Friedman, A.D.: Digital Systems Testing and Testable Design, p. 672. Wiley-IEEE Press, Chichester (1994)
Goldberg, E.: On bridging simulation and formal verification. Technical Report CDNL-TR-2006-1225 (December 2006), http://eigold.tripod.com/papers/ssim.pdf
Goldberg, E.: Determinization of Resolution by an Algorithm Operating on Complete Assignments. In: Biere, A., Gomes, C.P. (eds.) SAT 2006. LNCS, vol. 4121, pp. 90–95. Springer, Heidelberg (2006)
Goldberg, E.: Testing Satisfiability of CNF Formulas by Computing a Stable Set of Points. In: Voronkov, A. (ed.) CADE 2002. LNCS (LNAI), vol. 2392, pp. 161–180. Springer, Heidelberg (2002)
Selman, B., Levesque, H., Mitchell, D.: A New Method for Solving Hard Satisfiability Problems. In: AAAI 1992, pp. 440–446 (1992)
Selman, B., Kautz, H.A., Cohen, B.: Noise strategies for improving local search. In: AAAI- 1994, Seattle, pp. 337–343 (1994)
Sentovich, E., et al.: SIS: A system for sequential circuit synthesis. Technical report, University of California at Berkeley, Memorandum No. UCB/ERL M92/41 (1992)
McCluskey, E., Tseng, C.: Stuck-fault tests vs. actual defects. In: Proc. of Int. Test Conf., pp. 336–343 (2000)
Bachmair, L., et al.: The Handbook of Automated Reasoning, ch. 2, vol. 1, pp. 19–99. Elsevier, Amsterdam (2001)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Goldberg, E. (2008). On Bridging Simulation and Formal Verification. In: Logozzo, F., Peled, D.A., Zuck, L.D. (eds) Verification, Model Checking, and Abstract Interpretation. VMCAI 2008. Lecture Notes in Computer Science, vol 4905. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78163-9_14
Download citation
DOI: https://doi.org/10.1007/978-3-540-78163-9_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-78162-2
Online ISBN: 978-3-540-78163-9
eBook Packages: Computer ScienceComputer Science (R0)