Abstract
We propose a compositional specification and verification approach based on GSTE (Generalized Symbolic Trajectory Evaluation). There are two main contributions. First, we propose a specification language that allows concurrent properties be described succinctly in a compositional algebraic manner. Second, we show a precise model checking solution for a compositional specification through automata construction, but much more importantly and practically, we develop an efficient model checking algorithm for directly verifying the compositional specification. At the end, we show the result of our approach in the verification of a micro-instruction scheduler in a state-of-the-art microprocessor.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Aagaard, M., Jones, R., Melham, T., O’Leary, J., Seger, C.-J.: A methodology for large-scale hardware verification. In: Johnson, S.D., Hunt Jr., W.A. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 263–282. Springer, Heidelberg (2000)
Alur, R., Grosu, R.: Modular refinement of hierarchical state machines. In: Proc. of the 27th ACM Symposium on Principles of Programming Languages, pp. 390–402 (2000)
Alur, R., Grosu, R., McDougall, M.: Efficient reachability analysis of hierarchic reactive machines. In: Emerson, E.A., Sistla, A.P. (eds.) CAV 2000. LNCS, vol. 1855, pp. 280–295. Springer, Heidelberg (2000)
Alur, R., Kannan, S., Yannakakis, M.: Communicating hierarchical state machines. In: Wiedermann, J., Van Emde Boas, P., Nielsen, M. (eds.) ICALP 1999. LNCS, vol. 1644, pp. 169–178. Springer, Heidelberg (1999)
Bentley, B.: High level validation of next generation micro-processors. In: IEEE International High-Level Design, Validation, and Test Workshop (2002)
Bergstra, J., Ponse, A., Smolka, S.: Handbook of Process Algebra. Elsevier, Amsterdam (2001)
Chou, C.-T.: The mathematical foundation of symbolic trajectory evaluation. Computer Aided Verification (July 1999)
Clarke, E., Long, D., McMillan, K.: A language for compositional specification and verification of finite state hardware controllers. Proc. of the IEEE 79(9), 1283–1292 (1991)
Harel, D.: A visual formalism for complex systems. Science of Computer Programming 8(3), 231–274 (1987)
Hennessy, M.: Algebraic Theory of Processes. MIT Press, Cambridge (1988)
Henzinger, T., Qadeer, S., Rajamani, K.: You assume, we guaranee: Methodology and case studies. In: Y. Vardi, M. (ed.) CAV 1998. LNCS, vol. 1427, pp. 440–451. Springer, Heidelberg (1998)
Henzinger, T., Qadeer, S., Rajamani, K., Tasiran, S.: An assume-guarantee rule for checking simulation. ACM Trans. on Programming Languages and Systems 24, 51–64 (2002)
Hoare, C.: Communicating Sequential Processes. Prentice-Hall, Englewood Cliffs (1985)
Jahanian, F., Mok, A.: Modechart: A specification language for real-time systems. IEEE Trans. on Software Engineering 20(2), 933–947 (1994)
Josko, B.: Verifying the correctness of aadl-modules using model checking. In: de Bakker, J.W., de Roever, W.-P., Rozenberg, G. (eds.) REX 1989. LNCS, vol. 430, Springer, Heidelberg (1990)
Long, D.: Model Checking, Abstraction, and Compositional Reasoning. PhD thesis, Computer Science Department, Carnegie Mellon University (1993)
McMillan, K.: A compositional rule for hardware design refinement. Computer Aided Verification (June 1997)
McMillan, K.: Verification of an implementation of tomasulo’s algorithm by compositional model checking. Computer Aided Verification (June 1998)
Milner, R.: Communication and Concurrency. Prentice-Hall, Englewood Cliffs (1989)
Pnueli, A.: In transition from global to modular temporal reasoning about programs. In: Logics and Models of Concurrent Systems, vol. NATO ASI 13, Springer, Heidelberg (1997)
Schubert, T.: High-level formal verification of next generation micro-processors. In: 40th ACM/IEEE Design Automation Conference (2003)
Yang, J., Seger, C.-J.: In: Aagaard, M.D., O’Leary, J.W. (eds.) FMCAD 2002. LNCS, vol. 2517, pp. 70–87. Springer, Heidelberg (2002)
Yang, J., Seger, C.-J.: Introduction to generalized symbolic trajectory evaluation. IEEE Trans. on VLSI Systems 11(3), 345–353 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yang, J., Seger, CJ.H. (2004). Compositional Specification and Model Checking in GSTE. In: Alur, R., Peled, D.A. (eds) Computer Aided Verification. CAV 2004. Lecture Notes in Computer Science, vol 3114. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27813-9_17
Download citation
DOI: https://doi.org/10.1007/978-3-540-27813-9_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22342-9
Online ISBN: 978-3-540-27813-9
eBook Packages: Springer Book Archive