Skip to main content
SpringerLink
Log in

Realization of floating triple crossing memristor emulator with dual inflection point static characteristics

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

The incidence of multiple cross-over points on the v-i contour is an indication of multi-curvature nature of the static characteristics of the memristor. This non-linearity can be utilized in non-linear memristive applications such as chaotic oscillator, multi-bit memory design, multi-level logic design etc. For the first time, the emulation of a floating three-cross-over (pinch-off) memristor by using the mathematical model, which is based on the calculation of inflection points of the static characteristics, has been presented in this work. The knowledge of inflection points can be useful in memristor uses related to multi-level switching applications as these points behave as the switching thresholds between the different curvatures’ regions. Moreover, the reported floating three-pinch-off memristor emulator employs only two VDTAs (Voltage Differencing Transconductance Amplifier) and three grounded passive elements. It is important to emphasize that even when the proposed emulator realizes a highly non-linear current–voltage relationship; it does not require any external voltage multiplier IC, which is usual in several conventional memristor emulators. Also, unlike to the previously reported large sized multi-pinch-off fractional order memristor emulators, the presented emulator works purely and only in integer order domain with a compact design structure and at sufficiently high frequencies. The designed circuit has been verified through presented PSPICE generated simulation results based on TSMC level 7 parameters of 0.18um technology. The presented CMOS VDTA based non-linear memristor is also implemented using commercially available IC LM13700 and verified experimentally.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24

Similar content being viewed by others

Data availability

Data sharing not applicable to this article as no datasets were generated or analysed during the current study.

References

  1. Chua, O. (1971). Memristor-the missing circuit element. IEEE Transactions on Circuit Theory, 18(5), 507–519.

    Article  Google Scholar 

  2. Strukov, D. B., Snider, G. S., Stewart, D. R., & Williams, R. S. (2008). The missing memristor found. Nature, 453, 80–83.

    Article  Google Scholar 

  3. Babacan, Y., Kacar, F. (2017). Memristor emulator with spike timing dependent plasticity. AEU-International Journal of Electronics and Communications.

  4. Babacan, Y., & Kacar, F. (2016). A spiking and bursting neuron circuit based on memristor. Neurocomputing, 203, 86–91.

    Article  Google Scholar 

  5. Yesil, A., Babacan Y., Kacar, F, (2019). A new floating memristor based on CBTA with grounded capacitors. Journal of Circuits, Systems, and Computers.

  6. Ranjan, R. K., Rani, N., Pal, R., Paul, S. K., & Kanyal, G. (2017). Single CCTA based high frequency floating and grounded type of incremental/decremental memristor emulator and its application. Microelectronics Journal, 60, 119–128.

    Article  Google Scholar 

  7. Sozen, H., & Cam, U. (2016). Electronically tunable memristor emulator circuit. Analog Integrated Circuits and Signal Processing, 89, 655–663.

    Article  Google Scholar 

  8. Petrovic, P. B. (2018). Floating incremental/decremental flux-controlled memristor emulator circuit based on single VDTA. Analog Integrated Circuits and Signal Processing, 96, 417–433.

    Article  Google Scholar 

  9. Babacan, Y., Yesil, A., & Kacar, F. (2017). Memristor emulator with tunable characteristic and its experimental results. AEU-International Journal of Electronics and Communications, 81, 99–104.

    Article  Google Scholar 

  10. Zhao, Q., Wang, C., & Zhangc, X. (2019). A universal emulator for memristor, memcapacitor, and meminductor and its chaotic circuit. Chaos, 56, 013141.

    Article  MathSciNet  Google Scholar 

  11. Li, Z., Zeng, Y., Ma, M. (2017). A novel floating memristor emulator with minimal components. Active and Passive Electronic Components 12.

  12. Yang, C., Choi, H., Park, S., Sah, MPd., Kim, H., & Chua, L. O. (2015). A memristor emulator as a replacement of a real memristor. Semiconductor Science and Technologyl, 30, 9.

    Google Scholar 

  13. Balatti, S., et al. (2015). Voltage-controlled cycling endurance of HfOx-based resistive-switching memory. IEEE Transactions on Electron Devices, 62(10), 3365–3372.

    Article  Google Scholar 

  14. Biolek, D., Biolkova, V., Kolka, Z. (2014).Memristor pinched hysteresis loops: touching points, Part I, International Conference on Applied Electronics, Pilsen, pp. 37–40.

  15. Maizoub, S., Elkawil, A. S., Psychalinos, C., & Maundy, B. J. (2019). On the mechanism of creating pinched hysteresis loop using a commercial memristor device. International Journal of Electronics and Communication (AEU), 111, 152923.

    Article  Google Scholar 

  16. Chua, L. O. (2015). Everything you wish to know about memristors but are afraid to ask. Radioengineering, 24(2), 319.

    Article  Google Scholar 

  17. Hamed, E. M., Fouda, M. E., Alharbi, A. G., & Radwan, A. G. (2018). Experimental verification of triple lobes generation in fractional memristive circuits. IEEE Access, 6, 75169–75180.

    Article  Google Scholar 

  18. Hamed, E. M., Fouda, M. E., and Radwan, A. G. (2018). Conditions and emulation of double pinch-off points in fractional-order memristor. https://doi.org/10.1109/ISCAS.2018.8351761

  19. Hamed, E. M., Fouda, M. E., and Radwan, A. G. (2019) Multiple pinch-off points in memristive equations: analysis and experiments. IEEE Transactions on Circuits and Systems I 66(8).

  20. Khalil, N., Said, L., Radwan, A., & Soliman, A. M. (2020). Emulation circuits of fractional-order memelements with multiple pinched points and their applications. Chaos Solitons & Fractals, 138, 109882.

    Article  MathSciNet  Google Scholar 

  21. Khalil, N.A., Fouda, M.E., Said, L.A., Radwan, A.G., Soliman, A.M. (2020). A general emulator for fractional-order memristive elements with multiple pinched points and application. International Journal of Electronics and Communications.

  22. Bhardwaj, K., & Srivastava, M. (2021). Mathematical formulation and OTA based emulator for three crossing memristor. International Journal of Electronics. https://doi.org/10.1080/00207217.2020.1870748

    Article  Google Scholar 

  23. Bhardwaj, K, Srivastava, M. (2021). Emulation of three-pinch-off memristor emulator based on highly non-linear charge-flux characteristics. Radioengineering.

  24. Chua, L. O. (2011). Resistance switching memories are memristors. Applied Physics A: Material Science and Processing, 102(4), 765–783.

    Article  Google Scholar 

  25. Biolek, D., Biolek, Z., & Biolková, V. (2014). Interpreting area of pinched memristor hysteresis loop. Electronics Letters, 50(2), 74–75.

    Article  Google Scholar 

  26. Wang, X., Zhang, X., M, Gao (2020) A novel voltage-controlled tri-valued memristor and its application in chaotic systems. Complexity. 8.

  27. Biolek, D., Senani, R., Biolkova, V., & Kolka, Z. (2008). Active elements for analog signal processing: Classification, review and new proposals. Radioengineering, 17(4), 15–32.

    Google Scholar 

  28. Prasad, D., Bhaskar, D. R., & Srivastava, M. (2013). Universal current-mode biquad filter using a VDTA. Circuits and Systems (USA), 04(01), 29–33.

    Article  Google Scholar 

  29. Srivastava, M., & Prasad, D. (2015). VDTA based electronically tunable purely active simulator circuit for realizing floating resistance. Journal of Engineering Science and Technology Review, 8(3), 112–116.

    Article  Google Scholar 

  30. Srivastava, M. (2018). New grounded series/parallel lossy inductor simulators with electronic control. Journal of Engineering Research, 6(1), 118–135.

    Google Scholar 

  31. Srivastava, M., Prasad, D., & Bhaskar, D. R. (2014). Voltage mode quadrature oscillator employing single VDTA and grounded capacitors. Contemporary Engineering Sciences, 27(7), 1501–1507.

    Article  Google Scholar 

Download references

Funding

Not applicable.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, National Institute of Technology, Jamshedpur, India

    Kapil Bhardwaj & Mayank Srivastava

Authors
  1. Kapil Bhardwaj
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mayank Srivastava
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mayank Srivastava.

Ethics declarations

Conflict of interest

Not Applicable.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Bhardwaj, K., Srivastava, M. Realization of floating triple crossing memristor emulator with dual inflection point static characteristics. Analog Integr Circ Sig Process 110, 63–80 (2022). https://doi.org/10.1007/s10470-021-01937-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-021-01937-5

Keywords

Search

Navigation