Skip to main content
SpringerLink
Log in

Reversible Logic Based Single Layer Flip Flops and Shift Registers in QCA Framework for the Application of Nano-communication

  • Chapter
  • First Online:
Paradigms of Smart and Intelligent Communication, 5G and Beyond

Part of the book series: Transactions on Computer Systems and Networks ((TCSN))

Abstract

Quantum Dot Cellular Automata (QCA) and reversible logic are promising paradigms which can effectively substitute the conventional Complementary Metal Oxide Semiconductor (CMOS) based circuits in near future. Sequential circuits form indispensable part of many computational devices. It is obligatory to design low power sequential circuits so as to enhance the performance of overall system. In network communication systems flip flops and registers are widely used wherever there is a need of packet storage. QCA and reversible logic ensure the power aware and nano-size storage devices for high performance communication system. This paper focuses on the design of reversible logic based sequential circuits such as shift registers and various types of D flip flops in QCA framework. The presented circuits are designed using efficient, novel and power aware QCA layout of Fredkin gate with improved performance metrics. The proposed novel QCA layout of reversible Fredkin gate exhibits 54% better cost function and 16% lesser energy dissipation than the existing popular efficient designs. The presented QCA structure of Fredkin gate is extensively tested for associated defects and has found 66.93% fault tolerant. Considering the realistic clock distribution, the QCA layout of Fredkin gate is investigated under 2D clocking scheme. The presented gate is further utilized to realize reversible logic based sequential registers and master slave D flip flop which are unique with novel QCA architecture and not reported earlier in the literature.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 139.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 179.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  • Abutaleb MM (2018) A Novel configurable flip flop design using inherent capabilities of quantum-dot cellular automata. Microprocess Microsyst 56:101–112

    Article  Google Scholar 

  • Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17:525–532

    Article  MathSciNet  MATH  Google Scholar 

  • Bhoi B, Misra NK, Pradhan M (2017) Design and evaluation of an efficient parity-preserving reversible qca gate with online testability. Cogent Eng 4:1–18

    Article  Google Scholar 

  • Campos CAT, Marciano AL, Neto OPV, Torres FS (2016) USE: a universal, scalable, and efficient clocking scheme for QCA. IEEE Trans Comput Des Integr Circuits Syst 35:513–517

    Google Scholar 

  • Chabi AM, Roohi A, Khademolhosseini H, Sheikhfaal S, Angizi S, Navi K, Demara RF (2017) Towards ultra-efficient qca reversible circuits. Microprocess Microsyst 49:127–138

    Article  Google Scholar 

  • Das JC, De D (2017) Operational efficiency of novel siso shift register under thermal randomness in quantum dot cellular automata design. Microsyst Technol 23:4155–4168

    Article  Google Scholar 

  • Divshali MN, Rezai A, Karimi A (2018) Towards multilayer qca siso shift rgister based on efficient d-ff circuits. Int J Theor Phys 57:3326–3339

    Article  MATH  Google Scholar 

  • Fam SR, Navimipour NJ (2019) Design of a loop-based random access memory based on the nanoscale quantum dot cellular automata. Photonic Netw Commun 37:120–130

    Article  Google Scholar 

  • Fredkin E, Toffoli T (1982) Conservative logic. Int J Theor Phys 21:219–253

    Article  Google Scholar 

  • Hao P, Chen S (2019) Comparison of D-Flip-Flops and D-Latches: influence on set susceptibility of the clock distribution network. Nucl Sci Tech 30:1–10

    Google Scholar 

  • Hennessy K, Lent CS (2001) Clocking of molecular quantum-dot cellular automata. J Vac Sci Technol B Microelectron Nanom Struct 19:1752–1755

    Article  Google Scholar 

  • Kumar N, Wairya S, Sen B (2017) Design of conservative reversible sequential logic for cost efficient emerging nano circuits with enhanced testability. Ain Shams Eng J 9:2027–2037

    Google Scholar 

  • Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5:183–191

    Article  MathSciNet  MATH  Google Scholar 

  • Lent CS, Tougaw PD (1997) A device architecture for computing with quantum dots. Proc IEEE 85:541–557

    Article  Google Scholar 

  • Lent CS, Liu M, Lu Y (2006) Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling. Nanotechnology 17:4240–4251

    Article  Google Scholar 

  • Ma X, Huang J, Metra C, Lombardi F (2008) Reversible gates and testability of one dimensional arrays of molecular QCA. J Electron Test 24:297–311

    Article  Google Scholar 

  • Majeed AH, Alkaldy E, Zainal MS, Navi K, Nor D (2019) Optimal design of ram cell using novel 2:1 multiplexer in QCA technology. Circuit World 46:147–158

    Article  Google Scholar 

  • Mohammadi Z, Navi K, Sabbaghi-Nadooshan R (2019) Design of testable reversible latches by using a novel efficient implementation of fredkin gate. Int J Electron 107:859–878

    Article  Google Scholar 

  • Nath T, Ferrão P, Fournier J, Lacarrière B, Corre OL (2019) A new clocking scheme for quantum-dot cellular automata based designs with single or regular cells. Energy Procedia 117:466–473

    Google Scholar 

  • Niemier MT, Kogge PM (2001) Problems in designing with QCAs: layout = timing. Int J Circuit Theory Appl 29:49–62

    Article  Google Scholar 

  • Noorallahzadeh M, Mosleh M (2019) Efficient designs of reversible latches with low quantum cost. IET Circ Dev Syst 13:806–815

    Article  MATH  Google Scholar 

  • Pain P, Das K, Sadhu A, Kanjilal MR, De D (2019) Power analysis attack resistable hardware cryptographical circuit design using reversible logic gate in quantum cellular automata. Microsyst Technol 2:1–13

    Google Scholar 

  • Peres A (1985) Reversible logic and quantum computers. Phys Rev A 32:3266–3276

    Article  MathSciNet  Google Scholar 

  • Porod W, Lent CS, Bernstein G, Orlov AO, Amlani I, Snider GL, Merz JL (1999) Quantum-dot cellular automata: computing with coupled quantum dots. Int J Electron 86:549–590

    Google Scholar 

  • Prakash G, Darbandi M, Gafar N, Jabarullah NH, Jalali MR (2019) A new design of 2-bit universal shift register using rotated majority gate based on quantum-dot cellular automata technology. Int J Theor Phys 58:3006–3024

    Article  Google Scholar 

  • Roohi A, Zand R, Angizi S, Demara RF (2018) A parity-preserving reversible QCA gate with self-checking cascadable resiliency. IEEE Trans Emerg Top Comput 6:450–459

    Google Scholar 

  • Sadhu A, Das K, De D, Kanjilal MR (2019) Area-delay-energy aware SRAM memory cell and M × N parallel read/write memory array design for quantum dot cellular automata. Microprocess Microsyst 102944

    Google Scholar 

  • Sasamal TN, Mohan A, Singh AK (2018) Efficient design of reversible logic alu using coplanar quantum-dot cellular automata. J Circ Syst Comput 27:185–204

    Article  Google Scholar 

  • Sen B, Dutta M, Goswami M, Sikdar BK (2014a) Modular design of testable reversible alu by QCA multiplexer with increase in programmability. Microelectronics J 45:1522–1532

    Article  Google Scholar 

  • Sen B, Dutta M, Sikdar BK (2014b) Efficient design of parity preserving logic in quantum-dot cellular automata targeting enhanced scalability in testing. Microelectronics J 45:239–248

    Article  Google Scholar 

  • Seyedi S, Darbandi M, Navimipour NJ (2019) Designing an efficient fault tolerance d-latch based on quantum-dot cellular automata nanotechnology. Opt Int J Light Electron Opt 185:827–837

    Article  Google Scholar 

  • Singh R, Pandey MK (2018) Analysis and implementation of reversible dual edge triggered flip flop using quantum dot cellular automata. Int J Innov Comput Inf Control 14:147–159

    Google Scholar 

  • Singh R, Sharma DK (2020a) QCA-based ram design using a resilient reversible gate with improved performance. J Circ Syst Comput 29:1–26

    Article  Google Scholar 

  • Singh R, Sharma DK (2020b) Fault tolerant reversible gate based sequential quantum dot cellular automata circuits: design and contemplation. J Nanoelectron Optoelectron 15:331–344

    Article  Google Scholar 

  • Srivastava S, Asthana A, Bhanja S, Sarkar S (2011) QCAPro—an error-power estimation tool for qca circuit design. In: IEEE international symposium on circuits and systems, pp 2377–2380. IEEE Press, Brazil

    Google Scholar 

  • Tahoori MB, Huang J, Momenzadeh M, Lombardi F (2004) Testing of quantum cellular automata. IEEE Trans Nanotechnol 3:432–442

    Article  Google Scholar 

  • Thapliyal H, Ranganathan N, Kotiyal S (2013) Design of testable reversible sequential circuits. IEEE Trans Very Large Scale Integr Syst 21:1201–1209

    Article  Google Scholar 

  • Thapliyal H, Ranganathan N (2009) Conservative QCA gate (CQCA) for designing concurrently testable molecular QCA circuits. In: 22nd international conference on VLSI design—held jointly with 7th international conference on embedded systems, pp 511–516, New Delhi, India

    Google Scholar 

  • Timler J, Lent CS (2002) Power gain and dissipation in quantum-dot cellular automata. J Appl Phys 91:823–831

    Article  Google Scholar 

  • Toffoli T (1980) Reversible computing. In: International colloquium on automata, languages, and programming. Lect Notes Comput Sci 85:632–644

    Google Scholar 

  • Vankamamidi V, Member S, Ottavi M (2008) Two-dimensional schemes for clocking/timing of QCA circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 27:34–44

    Article  Google Scholar 

  • Walus K, Dysart TJ, Jullien GA, Budiman RA (2004) QCA designer: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3:26–31

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Delhi NCR Campus, SRM Institute of Science and Technology, Ghaziabad, UP, India

    Rupali Singh

  2. School of Engineering and Technology, IIMT University, Meerut, UP, India

    Pankaj Singh

Authors
  1. Rupali Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Pankaj Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Rupali Singh .

Editor information

Editors and Affiliations

  1. G L Bajaj Institute of Technology and Management, Greater Noida, Uttar Pradesh, India

    Amrita Rai

  2. G L Bajaj Institute of Technology and Management, Greater Noida, Uttar Pradesh, India

    Dinesh Kumar Singh

  3. Electrical Electronics and Communication Engineering (EECE), Sharda University, Greater Noida, Uttar Pradesh, India

    Amit Sehgal

  4. Electrical and Electronics Engineering Department, Trakya University Faculty of Engineering, Trakya, Türkiye

    Korhan Cengiz

Rights and permissions

Reprints and permissions

Copyright information

© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Singh, R., Singh, P. (2023). Reversible Logic Based Single Layer Flip Flops and Shift Registers in QCA Framework for the Application of Nano-communication. In: Rai, A., Kumar Singh, D., Sehgal, A., Cengiz, K. (eds) Paradigms of Smart and Intelligent Communication, 5G and Beyond. Transactions on Computer Systems and Networks. Springer, Singapore. https://doi.org/10.1007/978-981-99-0109-8_11

Download citation

  • DOI: https://doi.org/10.1007/978-981-99-0109-8_11

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-99-0108-1

  • Online ISBN: 978-981-99-0109-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation