Abstract
The chapter is useful to understand about the RTL design for the latches and flip-flop. The concept of the synchronous and asynchronous reset is also discussed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Taraate, V. (2022). Basics of Sequential Design Using Verilog. In: Digital Logic Design Using Verilog. Springer, Singapore. https://doi.org/10.1007/978-981-16-3199-3_8
Download citation
DOI: https://doi.org/10.1007/978-981-16-3199-3_8
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-3198-6
Online ISBN: 978-981-16-3199-3
eBook Packages: EngineeringEngineering (R0)