Abstract
The complex designs can be efficiently implemented by using the synthesizable Verilog constructs. Nowadays, design complexity has increased, and the design requirements are lower power, high speed, and minimum area. This chapter discusses the use of synthesizable Verilog constructs to implement the complex designs for the desired functionality.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Taraate, V. (2022). RTL Design Strategies for Complex Designs. In: Digital Logic Design Using Verilog. Springer, Singapore. https://doi.org/10.1007/978-981-16-3199-3_12
Download citation
DOI: https://doi.org/10.1007/978-981-16-3199-3_12
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-3198-6
Online ISBN: 978-981-16-3199-3
eBook Packages: EngineeringEngineering (R0)