Abstract
The state of the art in integrated circuit design is the use of special hardware description languages such as VHDL. The designs programmed in VHDL are refined up to the point where the physical realization of the new circuit or board can be created automatically. Before that stage is reached, the designs are tested by simulating them and comparing their output to that prescribed by the specification. A significant part of the design effort is taken up by detection of unacceptable deviations from this specification and the correction of such faults. This paper deals with the development of VHDLDIAG, a knowledge-based design aid for VHDL programs, with the goal of reducing time spent in fault detection and localization in very large designs (hundreds of thousands of lines of code). Size and variability of these programs makes it infeasible in practice to use techniques based on a detailed representation of program semantics. Instead, the functional topology of the program is derived from the source code. Model-based Diagnosis is then applied to find or at least focus in on the component(s) in the program that caused the behavioral divergence. The support given to the developer is sufficiently detailed to yield substantial reductions in the fault localization costs when compared to the current manpower-intensive approach. A prototype is currently being tested as an integral part of the standard computer-aided design environment. Discrimination between diagnoses can be improved by use of multiple test cases (as well as interactive input by the developer).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Allemang, D. and Chandrasekaran, B.: 1991, Maintaining knowledge about temporal intervals, Proceedings 6th Knowledge-Based Software Engineering Conference, IEEE, pp. 136–143.
Barrow, B.: 1983, Proving the correctness of digital hardware designs, Proceedings AAAI, pp. 17–21.
Böttcher, C.: 1994, No faults in structure? How to diagnose hidden interaction, Proceedings IJCAI, Montreal.
Burch, J. R.: 1994, Symbolic model checking for sequential circuit verification, IEEE Transactions on Computer-Aided Design of Circuits and Systems, 13(4), 401–423.
Console, L., Friedrich, G. and Theseider Dupré, D.: 1993, Model-based diagnosis meets error diagnosis in logic programs, Proceedings IJCAI, Morgan Kaufmann, pp. 1494–1499.
Davis, R.: 1984, Diagnostic reasoning based on structure and behavior, Artificial Intelligence, 24:347–410, 1984.
de Kleer, J.: 1995, Focusing on probable diagnoses, Proceedings AAAI, Morgan Kaufmann, pp.842–848.
Friedrich, G., Stumptner, M. and Wotawa, F.: 1995, Model-based diagnosis of hardware designs, In Proceedings on the Sixth International Workshop on Principles of Diagnosis, Goslar.
Goel, A. and Chandrasekaran, B.: 1989, Functional representation of designs and redesign problem solving, Proceedings IJCAI, Morgan Kaufmann, pp. 1388–1394.
Greiner, R., Smith, B. A. and Wilkerson, R. W.: 1989, A correction to the algorithm in Reiter’s theory of diagnosis, Artificial Intelligence, 41(1), 79–88.
Hamscher, W. C.: 1991, Modeling digital circuits for troubleshooting, Artificial Intelligence, 51(1–3), 223–271.
Johnson, W. L.: 1986, Intention-Based Diagnosis of Novice Programming Errors, Pitman Publishing.
Kloos, C. D. and Breuer, P. T. (eds): 1995, Formal Semantics for VHDL, Kluwer, Dordrecht.
Liver, B.: 1994, Modeling software systems for diagnosis, Proceedings Fifth International Workshop on Principles of Diagnosis, New Paltz, NY, pp. 179–184.
Murray, W. R.: 1988, Automatic Program Debugging for Intelligent Tutoring Systems, Pitman Publishing.
Reiter, R.: 1987, A theory of diagnosis from first principles, Artificial Intelligence, 32,57–95.
Riese, M.: 1993, Model-based diagnosis of communication protocols, PhD thesis, EPFL, Lausanne.
Stroulia, E., Shankar, M., Goel, A. and Penberthy, L.: 1992, A model-based approach to blame-assignment in design, in J. S. Gero (ed.), Artificial Intelligence in Design’ 92, Kluwer, Dordrecht, pp. 519–537.
IEEE: 1988, Standard VHDL Language Reference Manual LRM Std 1076-1987.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1996 Kluwer Academic Publishers
About this chapter
Cite this chapter
Stumptner, M., Wotawa, F. (1996). A Model-Based Tool for Finding Faults in Hardware Designs. In: Gero, J.S., Sudweeks, F. (eds) Artificial Intelligence in Design ’96. Springer, Dordrecht. https://doi.org/10.1007/978-94-009-0279-4_29
Download citation
DOI: https://doi.org/10.1007/978-94-009-0279-4_29
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-010-6610-5
Online ISBN: 978-94-009-0279-4
eBook Packages: Springer Book Archive