Skip to main content

Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing

  • Conference paper
Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2009)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5657))

Included in the following conference series:

Abstract

We propose a technique to efficiently partition a FSMD (Finite State Machine with Datapath) using a simulated annealing approach. The FSMD is split into two or more simpler communicating processors. These separate processors can then be clock gated or power gated to achieve dramatic power savings since only one processor is active at any given time. We develop a framework to estimate the potential power savings from partitioning. Using several sample circuits, the estimation framework shows that when the original machine is partitioned into two submachines, on average, 32% static power savings and 19% dynamic power savings can be expected, with a performance impact of 2%. The power savings with more than two partitions can be even higher, with a larger performance impact.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Hwang, E., Vahid, F., Hsu, Y.C.: FSMD functional partitioning for low power. In: DATE 1999 (1999)

    Google Scholar 

  2. Liu, B., Cai, Y., Zhou, Q., Bian, J., Hong, X.: FSM decomposition for power gating design automation in sequential circuits. In: ASICON 2005 (October 2005)

    Google Scholar 

  3. Gao, F., Hayes, J.P.: ILP-based optimization of sequential circuits for low power. In: ISLPED 2003 (2003)

    Google Scholar 

  4. Hu, Z., Buyuktosunoglu, A., Srinivasan, V., Zyuban, V., Jacobson, H., Bose, P.: Microarchitectural techniques for power gating of execution units. In: ISLPED 2004, pp. 32–37. ACM Press, New York (2004)

    Google Scholar 

  5. Agarwal, N., Dimopoulos, N.J.: Efficient automated clock gating using CoDeL. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds.) SAMOS 2006. LNCS, vol. 4017, pp. 79–88. Springer, Heidelberg (2006)

    Chapter  Google Scholar 

  6. Agarwal, N., Dimopoulos, N.J.: Automated power gating of registers using coDeL and FSM branch prediction. In: Vassiliadis, S., Bereković, M., Hämäläinen, T.D. (eds.) SAMOS 2007. LNCS, vol. 4599, pp. 294–303. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  7. Kirkpatrick, S., Gelatt Jr., C.D., Vecchi, M.P.: Optimization by simulated annealing. Science 220(4598), 671–680 (1983)

    Article  MathSciNet  MATH  Google Scholar 

  8. Agarwal, N., Dimopoulos, N.J.: FSMD partitioning for low power using ILP. In: ISVLSI 2008: Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, Washington, DC, USA, pp. 63–68. IEEE Computer Society, Los Alamitos (2008)

    Chapter  Google Scholar 

  9. Goldberg, D.E.: Genetic Algorithms in Search, Optimization and Machine Learning. Addison-Wesley Longman Publishing Co., Inc., Boston (1989)

    MATH  Google Scholar 

  10. Beni, G., Wang, J.: Swarm intelligence. In: Proceedings of the 7th Annual Meeting of the Robotics Society of Japan, pp. 425–428. RSJ Press (1989)

    Google Scholar 

  11. Agarwal, N., Dimopoulos, N.J.: FSMD partitioning for low power using simulated annealing. In: Proc. ISCAS 2008 (May 2008)

    Google Scholar 

  12. Plackett, R.L., Burman, J.P.: The design of optimum multifactorial experiments. Biometrika 33(4), 305–325 (1946)

    Article  MathSciNet  MATH  Google Scholar 

  13. Zivojnovic, V., Martinez, J., Schläger, C., Meyr, H.: DSPstone: A DSP-oriented benchmarking methodology. In: Proc. ICSPAT 1994 (October 1994)

    Google Scholar 

  14. Sivakumar, R., Dimakopoulos, V., Dimopoulos, N.: CoDeL: A rapid prototyping environment for the specification and automatic synthesis of controllers for multiprocessor interconnection networks. In: Proc. SAMOS III, July 2003, pp. 58–63 (2003)

    Google Scholar 

  15. Agarwal, N., Dimopoulos, N.J.: Using CoDeL to rapidly prototype network processsor extensions. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol. 3133, pp. 333–342. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  16. Vandekerckhove, J.: General simulated annealing algorithm, http://www.mathworks.com/matlabcentral/fileexchange/loadCategory.do

  17. MathWorks, http://www.mathworks.com/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 IFIP International Federation for Information Processing

About this paper

Cite this paper

Agarwal, N., Dimopoulos, N.J. (2009). Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing. In: Bertels, K., Dimopoulos, N., Silvano, C., Wong, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2009. Lecture Notes in Computer Science, vol 5657. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-03138-0_12

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-03138-0_12

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-03137-3

  • Online ISBN: 978-3-642-03138-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics