Abstract
We present a highly efficient automated clock gating platform for rapidly developing power efficient hardware architectures. Our language, called CoDeL, allows hardware description at the algorithm level, and thus dramatically reduces design time. We have extended CoDeL to automatically insert clock gating at the behavioral level to reduce dynamic power dissipation in the resulting architecture. This is, to our knowledge, the first hardware design environment that allows an algorithmic description of a component and yet produces a power aware design. To estimate the power savings, we have developed an estimation framework, which is shown to be consistent with the power savings obtained using statistical power analysis using Synopsys tools. To evaluate our platform we use the CoDeL implementation of a counter and various integer transforms used in the realm of DSP (Digital Signal Processing): discrete wavelet transform, discrete cosine transform and an integer transform used in the H.264 (MPEG4 Part 10) video compression standard. These designs are then clock gated using CoDeL and Synopsys. A simulation based power analysis on the designed circuits shows that CoDeL’s clock gating performs better than Synopsys’ automated clock gating. CoDeL reduces the power dissipation by 83% on average, while Synopsys gives 81% savings.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Agarwal, N., Dimopoulos, N.J.: Using CoDeL to rapidly prototype network processsor extensions. In: Proc. SAMOS IV, pp. 333–342 (2004)
Agarwal, N., Dimopoulos, N.: Power-efficient rapid system prototyping using CoDeL: The 2D DWT using lifting. In: Proc. IEEE PacRim 2005, pp. 550–553 (2005)
Agarwal, N., Dimopoulos, N.: Power efficient rapid hardware development using codel and automated clock gating. In: Proc. ISCAS 2006 (2006)
Sivakumar, R., Dimakopoulos, V., Dimopoulos, N.: CoDeL: A rapid prototyping environment for the specification and automatic synthesis of controllers for multiprocessor interconnection networks. In: Proc. SAMOS III, pp. 58–63 (2003)
Malvar, H.S., Hallapuro, A., Karczewicz, M., Kerofsky, L.: Low-complexity transform and quantization in h.264/avc. IEEE Trans. Circuits Syst. Video Techn. 13, 598–603 (2003)
Palumbo, G., Pappalardo, F., Sannella, S.: Evaluation on power reduction applying gated clock approaches. In: ISCAS 2002, vol. 4 (2002)
Raghavan, N., Akella, V., Bakshi, S.: Automatic insertion of gated clocks at register transfer level. In: Twelfth International Conference On VLSI Design, pp. 48–54 (1999)
Cadenas, O., Megson, G.: Power performance with gated clocks of a pipelined cordic core. In: 5th International Conference on ASIC, vol. 2, pp. 1226–1230 (2003)
Benini, L., Siegel, P., Micheli, G.D.: Saving power by synthesizing gated clocks for sequential circuits. IEEE Design and Test of Computers 11, 32–40 (1994)
Lang, T., Musoll, E., Cortadella, J.: Individual flip-flops with gated clocks for low power datapaths. IEEE Transactions on Circuits and SystemsII: Analog and Digital Signal Processing 44, 507–516 (1997)
Gall, D.L., Tabatabai, A.: Subband coding of digital images using symmetric kernel filters and arithmetic coding techniques. In: Proc. of the Intl. Conf. on Acoustics, Speech Signal Processing, pp. 761–764 (1988)
Sweldens, W.: The lifting scheme: A new philosophy in biorthogonal wavelet constructions. In: Proc. SPIE 2569, pp. 68–79 (1995)
Rabbani, M., Joshi, R.: An overview of the JPEG2000 still image compression standard. Signal Processing: Image Communication Journal 17 (2001)
Liang, J., Tran, T.: Fast multiplierless approximation of the dct with the lifting scheme. In: Proc. SPIE Apps. of Dig. Img. Process. XXIII (2000)
Pennebaker, W.B., Mitchell, J.L.: JPEG Still Image Data Compression Standard. Kluwer Academic Publishers, Norwell (1992)
Mitchell, J.L., Pennebaker, W.B., Fogg, C.E., Legall, D.J. (eds.): MPEG Video Compression Standard. Chapman & Hall, Ltd., London (1996)
Synopsys: Power Compiler User Guide. Release w-2004.12 edn. Synopsys (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Agarwal, N., Dimopoulos, N.J. (2006). Efficient Automated Clock Gating Using CoDeL. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2006. Lecture Notes in Computer Science, vol 4017. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11796435_10
Download citation
DOI: https://doi.org/10.1007/11796435_10
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36410-8
Online ISBN: 978-3-540-36411-5
eBook Packages: Computer ScienceComputer Science (R0)