Skip to main content

Power and Energy Consumption of CMOS Circuits: Measurement Methods and Experimental Results

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2799))

Abstract

This paper compares a set of measurements of power consumption of CMOS circuits obtained from conventional and non-conventional measurement methods. A description of the advantages and disadvantages of each method is included as well as the precaution measures to prevent measurement errors. Experiments on a 32-bit microprocessor and a standard cell custom circuit prove that by using non-conventional methods it is possible to obtain information unreachable with conventional ammeter measurements.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Najm, F.: A Survey of Power Estimation Techniques in VLSI Circuits. IEEE Transactions on VLSI Systems, 446–455 (December 1994)

    Google Scholar 

  2. Girard, P.: Survey of Low-Power Testing. IEEE Design and Test of Computers, 82–92 (May 2002)

    Google Scholar 

  3. Russell, J.T., Jacome, M.F.: Software Power Estimation and Optimization for High Performance, 32-bit Embedded Microprocessors. In: Proceedings of ICCD 1998, October 1998, pp. 328–333 (1998)

    Google Scholar 

  4. Jenkins, K.A., Franch, R.L.: Measurement of VLSI Power Supply Current by Electron- Beam Probing. IEEE Journal of Solid-State Circuits 27(6), 948–950 (1992)

    Article  Google Scholar 

  5. Mutoh, S., Dousaki, T., Matsuya, Y., Aoki, T., Shigematsu, S., Yamada, J.: 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS. IEEE Journal of Solid-State Circuits 30(8), 847–854 (1995)

    Article  Google Scholar 

  6. Lee, M., Tiwari, V., Malik, S., Fujita, M.: Power Analysis and Minimization Techniques for Embedded DSP Software. IEEE Transactions on VLSI Systems, 123–135 (March 1997)

    Google Scholar 

  7. Alcalde, J., Rius, J., Figueras, J.: Experimental Techniques to Measure Current, Power and Energy in CMOS Integrated Circuits. In: Proceedings of DCIS 2000, November 2000, pp. 758–763 (2000)

    Google Scholar 

  8. Callaway, T.K., Swartzlander, E.E.: Estimating Power Consumption of CMOS Adders. In: 11th Symposium on Computer Arthmetic Circuits, pp. 210–216 (1993)

    Google Scholar 

  9. Tiwari, V., Tien-Chien Lee, M.: Power Analysis of a 32-bit Embedded Microcontroller. VLSI Design Journal 7 (1998)

    Google Scholar 

  10. Sarta, D., Trifone, D., Ascia, G.: A Data Dependent Approach to Instruction Level Power Estimation. In: Proc. of IEEE Alessandro Volta Workshop on Low-Power Design, March 1999, pp. 182–190 (1999)

    Google Scholar 

  11. Packard, H.: User’s Guide HP34401A Multimeter, Manual Part Number 34401- 90420 (October 1992)

    Google Scholar 

  12. Kruseman, B., Janssen, P., Zieren, V.: Transient Current Testing of 0.25 μm CMOS Devices. In: Proceedings of ITC 1999, pp. 47–56 (1999)

    Google Scholar 

  13. Chang, N., Kim, K., Lee, H.G.: Cycle-Accurate Energy Consumption Measurement and Analysis: Case Study of ARM7TDMI. In: Proceedings of ISLPED 2000, July 2000, pp. 185–190 (2000)

    Google Scholar 

  14. Keating, M., Meyer, D.: A New Approach to Dynamic IDD Testing. In: Proceedings of ITC 1987, October 1987, pp. 316–319 (1987)

    Google Scholar 

  15. Guild, H.: Fully Iterative Fast Array for Binay Multiplication and Addition. Electronic Letters 5(12), 263 (1969)

    Article  Google Scholar 

  16. Boemo, W., López-Buedo, S., Santos, C., Jáuregui, J., Meneses, J.: Logic Depth and Power Consumption: A Comparative Study Between Standard Cells and FPGAs. In: Proceedings of DCIS 1998, November 1998, pp. 402–406 (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Rius, J., Peidro, A., Manich, S., Rodriguez, R. (2003). Power and Energy Consumption of CMOS Circuits: Measurement Methods and Experimental Results. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_10

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-39762-5_10

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-20074-1

  • Online ISBN: 978-3-540-39762-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics