Abstract
Introductory Material
Topics: Course content and organization.
Summary: This is a verilog language course. It is heavily lab-oriented and its goal is netlist synthesis, more than simulation, as a content-related skill. The labs and the homework reading assignments are of utmost importance.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Williams, J.M. (2014). Chapter 2 Week 1 Class 1. In: Digital VLSI Design with Verilog. Springer, Cham. https://doi.org/10.1007/978-3-319-04789-8_2
Download citation
DOI: https://doi.org/10.1007/978-3-319-04789-8_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-04788-1
Online ISBN: 978-3-319-04789-8
eBook Packages: EngineeringEngineering (R0)