Skip to main content

Modeling NAND Flash Memories for Circuit Simulations

  • Conference paper
Simulation of Semiconductor Processes and Devices 2007

Abstract

In this paper, we will present the basic structure and the parameter extraction procedure for a compact model of a NAND Flash memory string working in Spicelike circuit simulators. To the author knowledge, this is the first Spice-like model of a NAND Flash memory string. This model is modular and simple to be implemented. It will allow accurately reproducing both DC and transient behavior of NAND Flash memories without increasing computational effort, thus becoming an indispensable tool for designers to optimize circuits especially in multi-level applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. P. Pavan, L. Larcher, and A. Marmiroli, Floating Gate Devices: Operation and Compact Modeling, Kluwer Academic Press, Boston, ISBN 1-4020-7731-9, January 2004.

    MATH  Google Scholar 

  2. P. Pavan et al., “A complete model of E2PROM memory cells for circuit simulations.” IEEE Transactions on CAD, Vol. 22, no. 8, pag. 1072–1079. 2003.

    Google Scholar 

  3. L. Larcher et al., “A New Compact DC Model of Floating Gate Memory Cells Without Capacitive Coupling Coefficients,” IEEE Transactions on Electron Devices, Vol.49, no. 2, pag. 301–307, 2002.

    Article  MathSciNet  Google Scholar 

  4. L. Larcher et al., “Bias and W/L Dependence of Capacitive Coupling Coefficients in Floating Gate Memory Cells,” IEEE Transactions on Electron Devices, Vol. 48, no. 9, pag. 2081–2089,2001.

    Article  Google Scholar 

  5. J.-D. Lee et al., “Effects of Floating Gate Interference on NAND Flash Memory Cell Operation,” IEEE Electron Device Letters, vol. 23, no. 5, May 2002.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Wien

About this paper

Cite this paper

Larcher, L. et al. (2007). Modeling NAND Flash Memories for Circuit Simulations. In: Grasser, T., Selberherr, S. (eds) Simulation of Semiconductor Processes and Devices 2007. Springer, Vienna. https://doi.org/10.1007/978-3-211-72861-1_70

Download citation

  • DOI: https://doi.org/10.1007/978-3-211-72861-1_70

  • Publisher Name: Springer, Vienna

  • Print ISBN: 978-3-211-72860-4

  • Online ISBN: 978-3-211-72861-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics