Skip to main content

Interface Properties and Device Reliability of High Quality PECVD Oxide for MOS Applications

  • Chapter
The Physics and Chemistry of SiO2 and the Si-SiO2 Interface 2

Abstract

Recently PECVD oxide has been attracting much attention as gate dielectric material for silicon FET device applications because the high temperature oxidation process and the dopant segregation occurrence can be eliminated by depositing oxide directly on the device substrates in a low temperature environment [1–5]. In addition, this oxide can be the gate dielectric for Si-Ge alloy as well as III-V semiconductors such as GaAs and InP where high quality thermal oxide is not available. It has been reported that these deposited oxides can have similar defect densities, breakdown fields, and trapping property in the oxide as thermally grown oxides [1–4]. However, the reliability of the PECVD oxide as the gate dielectric for the deep submicron silicon gate FETs has not been reported. In this paper, we investigate the hot carrier induced degradation on the devices with PECVD and thermally grown gate oxides. To facilitate the comparison of hot-carrier reliability, CMOS devices and buried junction hot electron injector structure with both PECVD and thermally grown 7 nm gate oxides are fabricated using a 0.25 μm gate CMOS technology [6,7].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J. Stasiak, J. Bateyia, E. Tierney and J. Li, “High-quality deposited gate oxide MOSFET and theimportance of surface preparation” IEEE Electron Device Lett., Vol.10, pp.245–248, June 1989.

    Article  CAS  Google Scholar 

  2. J. Batey, E. Tierney, “Low-Temperature Deposition of High-Quality Silicon Dioxide by Plasma-Enhanced Chemical Vapor Deposition,” J. Appl. Phys. Vol.60, No.9, 3136(1986).

    Article  CAS  Google Scholar 

  3. J. Batey, E. Tierney, and T.N. Nguyen, “Electrical Characteristics of Very Thin SiO2 Deposited at Low Substrate Temperatures,” IEEE Trans, on Electron Device Lett., Vol. EDL-8, No.4, 148(1987).

    Article  Google Scholar 

  4. J. Lee, C. Hegarty, and C. Hu, “Electrical Characteristics of MOSFET’s Using Low-Pressure Chemical-Vapor-Deposition,” IEEE Electron Device Lett., Vol. EDL-7, No.9, 506(1986).

    Article  CAS  Google Scholar 

  5. L.K. Wang, D.S. Wen, A.A. Bright, T.N. Nguyen and W. Chang, “Characteristics of CMOS devices fabricated using high quality thin PECVD gate oxide”, 1989 IEDM Tech, Dig., pp.463.

    Google Scholar 

  6. C.C.-H. Hsu, D.S. Wen, M.R. Wordeman, Y. Taur, and T.H. Ning, “A comparative study of hotcarrier instabilities in P- and N-type poly gate MOSFETs,” 1989 IEDM Tech, Dig., pp.75.

    Google Scholar 

  7. B. Davari et. al., “A high performance 0.25/mi CMOS technology,” 1989 IEDM Tech, Dig., pp.75.

    Google Scholar 

  8. CT. Sah, S.S.-C. Pan, and C.C.-H. Hsu, “Hydrogenation and annealing kinetics of group-III acceptors in oxidized silicon,” J. Appl. Phys., Vol. 57, 5148(1985).

    Article  CAS  Google Scholar 

  9. C. Hu, S.C. Tarn, F-C. Hsu, P-K. Ko, T-Y. Chan, and K.W. Terrill, “Hot-electron-induced MOSFET degradation — model, monitor, and improvement,” IEEE Trans. Electron Devices, Vol. ED-32, 375(1985).

    Article  Google Scholar 

  10. E. Takeda and N. Suzuki, “An empirical model for device degradation due to hot-carrier injection,” IEEE Electron Device Lett., Vol. EDL-4, 111(1983).

    Article  Google Scholar 

  11. C.C.-H. Hsu, L.K. Wang, J.Y.-C. Sun, M.R. Wordeman, and T.H. Ning, “Radiation damage and its effect on hot-carrier induced instability of 0.5μm CMOS devices patterned using synchrotron x-ray lithography,” J. Electronic Materials, Vol. 19, No. 7, 721(1990).

    Article  CAS  Google Scholar 

  12. K.K. Ng and G.W. Taylor, “Effects of hot-carrier trapping in n- and p-channel MOSFET’s,” IEEE Trans. Electron Devices, Vol. ED-30, 871(1983).

    Article  CAS  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media New York

About this chapter

Cite this chapter

Wang, L.K., Hsu, C.CH., Chang, W. (1993). Interface Properties and Device Reliability of High Quality PECVD Oxide for MOS Applications. In: Helms, C.R., Deal, B.E. (eds) The Physics and Chemistry of SiO2 and the Si-SiO2 Interface 2. Springer, Boston, MA. https://doi.org/10.1007/978-1-4899-1588-7_35

Download citation

  • DOI: https://doi.org/10.1007/978-1-4899-1588-7_35

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4899-1590-0

  • Online ISBN: 978-1-4899-1588-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics