Wide Tuning Range PLL
Many applications require wide tuning range phase-locked loops (PLLs) to generate pure and well controlled periodic signals -. PLLs might be used for controlling the operation condition of specific parts of a system such as continuous-time filters, as well .
KeywordsPhase Noise Tuning Range Bias Current Ring Oscillator Phase Margin
Unable to display preview. Download preview PDF.
- 2.T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, Second Ed., 2004Google Scholar
- 5.T. Ebuchi, Y. Komatsu, T. Okamoto, Y. Arima, Y. Yamada, K. Sogawa, K. Okamoto, T.Morie, T. Hirata, S. Dosho, and T. Yoshikawa, “A 125-1250 MHz process-independent adaptive bandwidth spread spectrum clock generator with digital controlled self-callibration,” IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 763–772, Mar. 2009CrossRefGoogle Scholar
- 6.A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, Kluwer, 1995Google Scholar
- 9.H. Rategh and T. H. Lee, Multi-GHz Frequency Synthesis & Division, Kluwer, 2001Google Scholar
- 13.G. Yan, C. Ren, Z. Gzo, Q. Ouyang, and Z. Chang, “A self-biased PLL with current-mode filter for clock generation,” in IEEE International Solid-State Circuits Conference (ISSCC), pp. 420–421, Feb. 2005Google Scholar
- 15.S. Sidiropoulos, D. Liu, J. Kim, G. Wei, and M. Horowitz, “Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers,” in Symposium on VLSI Circuits Digest of Technical Papers, pp. 124–127, Jun. 2000Google Scholar
- 16.B. Razavi, “Monolithic phase-locked loops and clock recovery circuits: theory and design,” Wiley, 1996Google Scholar