Abstract
Within the framework of third generation telecommunication domain, reconfigurable architectures are becoming more and more popular thanks to both their flexibility and performances. In order to define a system that combines high-performance and low-energy consumption, a dynamically reconfigurable architecture, designed with energy awareness is proposed. This paper presents the main features of the DART architecture along with results from the application domain implementations. These results validate the architectural choices and demonstrate the adequacy between DART and next generation telecommunication applications.
The original version of this chapter was revised: The copyright line was incorrect. This has been corrected. The Erratum to this chapter is available at DOI: 10.1007/978-0-387-35597-9_40
Chapter PDF
Similar content being viewed by others
References
A. Abnous and J. Rabaey. Ultra low-power specific multumedia processors. VLSI Signal Processing IX, pages 459–468, November 1996
T. Amada, K. Miseki and M. Akamine. CELP speech coding based on an adaptative pulse position codebook. In IEEE International Conference on Accoustics, Speech and Signal Processing (ICASSP), 1999
Chameleon Systems. Wireless Base Station Design Using Reconfigurable communications Processors. Technical report, 2000.
D. C. Cronquist, P. Franklin, C. Fisher, M. Figueroa, and C. Ebeling. Archi-tecture Design of Reconfigurable Pipelined Datapath. In Advance Research in VLSI, 1999.
E. Dinan and B. Jabbari. Spreading Codes for Direct Sequence CDMA and Wideband CDMACellular Network. IEEE Communications Magazine, 1998.
S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor. PipeRench: A Reconfigurable Architecture and Compiler. IEEE Computer, April 2000.
L. Hanzo and E.-L. Kuan P. Cherriman. Interactive cellular and cordless video telephony: State-of-the-art system design principles and expected performance. Proccedings of the IEEE, 2000.
R. Hartenstein. A Decade of Reconfigurable Computing: A Visionary retro-spective. In Design Automation and Test in Europe, 2001.
J. Hauser and J. Wawrzynek. GARP:A MIPS processor with a reconfigurable coprocessor. In IEEE Symposium on FPGA-based Custom Computing Machines (FCCM), June 1997.
T. Ojanpera and R. Prasard. Wideband CDMA For Third Generation Mobile communication. Hartek Publishers, 1998.
J. Rabaey. Reconfigurable Processing: The Solution To Low-Power Pro-grammable DSP. In ICASSP, April 1997.
C. Rupp, M. Landguth, T. Graverick, E. Gomersall, and H. Holt. The NAPA Adaptative Processing Architecture. In FCCM, April 1998.
X. Tang, M. Aalsma, and R. Jou. A compiler directed aproach to hiding configuration latency in chameleon processors. In International Conference on Field-Programmable Logic and Applications, April 2000.
F. Charrot and V. Messé. A Flexible Code Generation Framwork for the Design of Application Specfic Programmable Processors. In International Symposium on Hardware/Software Co-Design,1999.
O. Sentieys, J.P. Diguet and J.L. Philippe. GAUT: a High Level Synthesis Tool Dedicated to Real Time Signal Processing Application. EURODAC, September 1995.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 IFIP International Federation for Information Processing
About this chapter
Cite this chapter
David, R., Chillet, D., Pillement, S., Sentieys, O. (2002). A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals. In: Robert, M., Rouzeyre, B., Piguet, C., Flottes, ML. (eds) SOC Design Methodologies. IFIP — The International Federation for Information Processing, vol 90. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35597-9_5
Download citation
DOI: https://doi.org/10.1007/978-0-387-35597-9_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6530-4
Online ISBN: 978-0-387-35597-9
eBook Packages: Springer Book Archive