Abstract
Adder architectures are presented here by an unified formalism, and analysed from the delay, complexity and power consumption points of view. An analytical model for the power consumption is derived, assuming that it is proportional to the transition density [DHNT95]. The model is subsequently validated by simulation using a signal transition probabilities propagation tool [Cra89]. Finally, glitches are taken into account when transitions at the input of a cell are separated by one or more cell delays. A redundant to total power ratio is also derived.
Chapter PDF
Similar content being viewed by others
Bibliography
R. Brodersen, A. Chandrakasan and S. Sheng, “Low-Power Signal Processing Systems”, VLSI Signal Processing Eds. Yao, Jain, Przytula and Rabaey, IEEE Press, 1992, pp. 3–13.
R. P. Brent, H. T. Kung, “A Regular Layout for Parallel Adders”, IEEE Transactions on Computers, Vol. C31, pp 261–264, March 1982.
R.Burch, “Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits”, In proc. of the Design Automation Conference, pp. 294–299, 1988.
Cra89] M.Crastes and al.“ASYL: a Logic and Architecture DA System”, Euro ASIC89,Paris, France, Jan. 1989, pp. 183–209.
A.C. Deng, X. Huang, S. Napper, J. Tuan, J. Benkoski, “Simulation Algorithms, Power Estimation and Diagnostics in PowerMill”, proc. of and Timing Modelling Optimization and Simulation ( Patmos ), Kaiserslautern - Germany, 1995.
A. Guyot, M. Belrhiti, G. Bosco, “Adders Synthesis”, Logic and Architecture Synthesis, G. Saucier and A. Mignotte, ed. Chapman and Hall, 1994.
T. Han, D. A. Carlson, “Fast Area-Efficient VLSI Adders”, proc of 8th Symposium on Computer Arithmetic, pp. 49–56, May 1987
Kre93] E. KREYSZIG, “Advanced Engineering Mathematics”, WILEY, Inc., New York.
P. M. Kogge and H. S. Stone, “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations” IEEE Trans. Comput., vol. 22, no. 8, pp. 783–791, Aug. 1973.
B. Laurent, “A Low Power Mapping Optimizing Global Power”, in Proc. Synthesis and System Integration of Mixed Technologies (SASIMI), pp. 40–46, 25–26 November, 1996, Fukuoka, Japan.
J. Leijteen, J. van Meerbergen, J. Jess, “Analysis and Reduction of Glitches in Synchronous Networks”, in proc of EDAC, 1995.
L. Montalvo and K.K. Parhi, “Estimation of Average Energy Consumption of Rippi-Carr’ Adder Based on Average Length Carry Chains” in proc. II Design of Integrated Circuits and Systems Conference (DCIS’96), Barcelona, Spain, November 1996.
Najm91] F.Najm, “Transition Density, a Stochastic measure of Activity in Digital Circuits”, In proc. of the Design Automation Conference,pp. 644–649, june 1991.
F.Najm, “Feedback, Correlation and Delay Concerns in the Power Estimation of VLSI Circuits”, In proc. of the Design Automation Conference, pp. 612–616, 1995.
J. Sklansky, “Conditional Sum Addition Logic”, IRE Transaction EC-9(2), June 1960, pp 226–231.
TVG95] V.Tchoumatchenko, T. Vassileva and A. Guyot, “Timing Modelling for Adders Optimisation”, In proc. of IPATMOS 95,Germany, 1995.
Zim96] R. Zimmermann, “Non-Heuristic Optimization and Synthesis of Parallel-Prefix Adders”, In proc. of IFIP workshop,France, 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Abou-Samra, S.J., Guyot, A., Laurent, B. (1997). Spurious Transitions in Adder Circuits : Analytical Modelling and Simulations. In: Reis, R., Claesen, L. (eds) VLSI: Integrated Systems on Silicon. IFIP — The International Federation for Information Processing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35311-1_31
Download citation
DOI: https://doi.org/10.1007/978-0-387-35311-1_31
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6949-4
Online ISBN: 978-0-387-35311-1
eBook Packages: Springer Book Archive