Skip to main content
  • 4219 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 69.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 79.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literatur

  • Compaq (2000): PCI-X, architecture overview (www)

    Google Scholar 

  • IBM (2003): PowerPC microprocessor family: programming environments manual for 64 and 32-bit microprocessors

    Google Scholar 

  • Intel (1984): Multibus II, Bus architecture specification handbook

    Google Scholar 

  • Intel (1989): i486â„¢ Microprocessor

    Google Scholar 

  • Intel (1993): Pentiumâ„¢ processor user's manual, vol. 1: Pentium processor data book

    Google Scholar 

  • Motorola (1985): VMEbus, Specification manual. revision C

    Google Scholar 

  • Motorola (1989): MC68020 32-bit microprocessor user's manual. 3rd ed.

    Google Scholar 

  • Motorola (1993): PowerPCâ„¢ 601 — RISC microprocessor user's manual

    Google Scholar 

  • PCI (1995): PCI local bus specification, rev. 2.1. Portland: PCI Special Interest Group

    Google Scholar 

  • PCI-X (1999): PCI-X addendum to the PCI local bus specification, rev. 1.0. Hillsboro: PCI Special Interest Group

    Google Scholar 

  • Shanley, T.; Anderson, D. (1995): PCI system architecture, 3rd ed. Reading: Addison-Wesley

    Google Scholar 

  • Stallings, W. (1996): Computer organization and architecture — designing for performance. 4th ed. Upper Saddle River: Prentice-Hall

    Google Scholar 

  • Widmer, A.X.; Franaszek, P.A. (1983): A DC-balanced, partitioned-block, 8b/10b transmission code. IBM Journal of Research an Development 27, H.5, 440

    Article  Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

(2005). Busse und Systemstrukturen. In: Mikroprozessortechnik und Rechnerstrukturen. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-26716-6_5

Download citation

Publish with us

Policies and ethics