Abstract
A novel self-timed communication protocol is based upon phase-modulation of a reference signal. The reference and the data are sent on the same transmission lines and the data can be recovered observing the sequence of events on the same lines. The sender block consists of a reference generator and variable-delay elements, while the receiver includes a delay-locked loop for synchronization and a mutual exclusion element with additional logic (validity bit and FIFO) for data recovery. This protocol exhibits high robustness with respect to transient errors caused by narrow pulse interference, usually associated with crosstalk and radiation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Procceding of Design Automation Conference on DAC 2001, June 2001, pp. 684–689 (2001)
Chakraborty, A., Greenstreet, M.R.: Efficient self-timed interfaces for crossing clock domains. In: Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems (May 2003)
Dupont, E., Nicolaidis, M., Rohr, P.: Embedded robustness IPs. In: Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, DATE 2002 (2002)
Nicolaidis, M.: Time redundancy based soft-error tolerance to rescue nanometer technologies. In: 17th IEEE VLSI Test Symposium (April 1999)
Yakovlev, A.: Structural technique for fault-masking in asynchronous interfaces. IEE Proceedings E (Computers and Digital Techniques) 140, 81–91 (1993)
Sokolov, D., Murphy, J., Bystrov, A., Yakovlev, A.: Design and analysis of dualrail circuits for security applications. IEEE Transactions on Computers 54(4), 449–460 (2005)
Ginosar, R., Kol, R.: Adaptive synchronization. In: Proceedings of the AINT 2000, July 2000, pp. 93–101 (2000)
Kossel, M.A., Schmatz, M.L.: Jitter measurements of high-speed serial links. IEEE Design and Test of Computers 21, 536–543 (2004)
Molnar, C., Jones, I.: Simple circuits that work for complicated reasons. In: Proceedings of the Sixth International Symposium on Asynchronous Circuits and Systems, April 2000, vol. 1, pp. 138–149. IEEE CS, Los Alamitos (2000)
Cortadella, J., Yakovlev, A., Lavagano, L., Vanbekbergen, P.: Designing asynchronous circuits from behavioral specifications with internal conflicts. In: Proceedings of the ASYNC 1994, November 1994, pp. 106–115. IEEE CS Press, Los Alamitos (1994)
Cessna, J.R., Levy, D.M.: Phase noise and transient times for a binary quantized digital phase-locked loop in white gaussian noise. IEEE Transaction on Communications COM-20(2), 94–104 (1972)
D’Alessandro, C., Gardiner, K.T., Kinniment, D.J., Bystrov, A., Yakovlev, A.: On-chip sub-picosecond phase alignment. Technical report, University of Newcastle upon Tyne (2005)
International Technology Roadmap for Semiconductors, ITRS-2003 (2003)
Abas, A.M., Bystrov, A., Kinniment, D.J., Maevsky, O.V., Russell, G., Yakovlev, A.V.: Time difference amplifier. Electronics Letters 38, 1437–1438 (2002)
Bainbridge, W.J.: Asynhcronous System-on-Chip Interconnect. PhD thesis, University of Manchester, UK (March 2000)
Bainbridge, J., Furber, S.: Delay insensitive system-on-chip interconnect using 1-of-4 data encoding. In: Proceedings. Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001, pp. 118–126 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
D’Alessandro, C., Shang, D., Bystrov, A., Yakovlev, A. (2005). PSK Signalling on NoC Buses. In: Paliouras, V., Vounckx, J., Verkest, D. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2005. Lecture Notes in Computer Science, vol 3728. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11556930_30
Download citation
DOI: https://doi.org/10.1007/11556930_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29013-1
Online ISBN: 978-3-540-32080-7
eBook Packages: Computer ScienceComputer Science (R0)