Skip to main content

Design and Implementation of an Accurate 3-Bit System-on-Chip (SoC) Flash ADC for Aerospace Application in 90 nm CMOS Technology

  • Conference paper
  • First Online:
Nanoelectronics, Circuits and Communication Systems (NCCS 2018)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 642))

  • 541 Accesses

Abstract

Flash ADC is one of the fastest methods for analog to digital conversion. In the current project work, an accurate and improved low power flash ADC (analog to digital converter) has been designed for aerospace applications. The flash ADC has worked well with the consumption of low power and shows high accuracy in the system on chip (SoC) temperature sensor where we feed the analog output from the temperature sensor unit to the analog to digital converter. Process corner analysis has been performed to check for the robustness of the design. A power supply is +1 to 0 V in the proposed design. The proposed design is better than previously designed ADCs in terms of power consumption, error and performance. Analysis for non-linearity (DNL and INL) has been done and graphs have been plotted for the same. The design and simulation have been tested with the help of Cadence Analog Design environment with UMC 90 nm CMOS process technology.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. M. Njinowa, M. Siadjine, H. Bui, F. Boyer, Design of low power 4 bit flash ADC based on standard cells, in IEEE 11th International New Circuits and Systems Conference (NEWCAS) (2013)

    Google Scholar 

  2. S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(2), 343–352 (2014)

    Google Scholar 

  3. H. Patil, M. Raghavendra, Low power dynamic comparator for 4-bit Flash ADC, in 2016 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC) (2016)

    Google Scholar 

  4. J. Yoo, A TIQ based CMOS flash A/d converter for system-on-chip applications. Ph.D. thesis, Pennsylvania State University, May 2003

    Google Scholar 

  5. A. Al, M.B.I. Reaz, J. Jalil, A. Ali, An improved a low power CMOS TIQ comparator flash ADC (2014)

    Google Scholar 

  6. S. Velagaleti, A novel high speed dynamic comparator with low power dissipation and low offset. M-Tech thesis, NIT Rourkela, India (2009)

    Google Scholar 

  7. M. Morris Mano, M.D. Ciletti, Digital Design, 4th edn. (Prentice Hall, 2006). ISBN 978-0-13-198924-5

    Google Scholar 

  8. Design and Performance Analysis of Low Power 4 bit Flash Analog to Digital Converter (2017)

    Google Scholar 

  9. G.T. Varghesea, K. Mahapatra, A Low Power Reconfigurable Encoder for Flash ADCs (2016)

    Google Scholar 

  10. T. Pardhu, S. Manusha, K. Sirisha, A low power flash ADC with Wallace tree encoder (2018)

    Google Scholar 

  11. M. Kiranmai1, V.Y.S.S. Sudir Patnaikuni, K. Mouli, B. Manikanta Sai, V. Nancharaiah, Cmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc (2017)

    Google Scholar 

  12. S. Veeramachanen, A. Mahesh Kumar, V. Tummala, M.B. Srinivas, Design of a low power, variable-resolution flash ADC (2019)

    Google Scholar 

  13. S.M. Mayur, R.K. Siddharth, Y.B.N. Kumar, M.H. Vasantha, Design of low power 5-bit hybrid flash ADC, in 2016 IEEE Computer Society Annual Symposium on VLSI (2016)

    Google Scholar 

  14. Maxim Integrated Products, INL/DNL Measurements for High-Speed Analog to-Digital Converters (ADCs) (2001)

    Google Scholar 

  15. A. Inamdar, A. Sahu, J. Ren, S. Setoodeh, R. Mansour, D. Gupta, Design and Evaluation of Flash ADC Amol Inamdar, Senior Member, IEEE, Anubhav Sahu, Jie Ren, Sormeh Setoodeh, Raafat Mansour, Fellow, IEEE, and Deepnarayan Gupta, Senior Member, IEEE (2015)

    Google Scholar 

Download references

Acknowledgements

We are thankful to Professor S. Pal, HOD ECE for his constant encouragement. A piece of thanks also goes to Prof. M. K. Mishra, Vice-chancellor, BIT Mesra Ranchi for providing infrastructure and facility to carry out this research work.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sanjay Kumar Surshetty .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Goel, V., Surshetty, S.K., Prasad, D., Nath, V. (2020). Design and Implementation of an Accurate 3-Bit System-on-Chip (SoC) Flash ADC for Aerospace Application in 90 nm CMOS Technology. In: Nath, V., Mandal, J. (eds) Nanoelectronics, Circuits and Communication Systems. NCCS 2018. Lecture Notes in Electrical Engineering, vol 642. Springer, Singapore. https://doi.org/10.1007/978-981-15-2854-5_18

Download citation

  • DOI: https://doi.org/10.1007/978-981-15-2854-5_18

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-2853-8

  • Online ISBN: 978-981-15-2854-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics