Abstract
In the current research article, a complete new design of 4-bit flash ADC is proposed and discussed. The proposed flash ADC can be integrated with CMOS sensors where obtained outputs are analog in nature. This paper presents the design of 4-bit flash ADC using Transistor Inverter Quantization (TIQ) comparator, which is far better comparator than power hungry conventional resistive ladder network. Three different types of encoders are used for designing and on showing best result is being proposed. The differential non-linearity (DNL) and integral non-linearity (INL) have been tested and found to be 0.42 and 1.76 which are well within the acceptable limits. The FFT analysis has also been done using Cadence tools. To check the robustness of proposed design in real environment, process corner analysis has been performed. In the above analysis, dynamic parameters being used are ENOB, SNDR and THD. The presented 4-bit flash ADC utilizes an active area of 0.0107 mm2 with 0.48 mW power consumption. The proposed flash ADC is implemented in Cadence virtuoso analog and digital design environment using 90 nm CMOS technology. For the proper operation of the circuit, a power supply of +1 V is used.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Njinowa M, Siadjine M, Bui H, Boye F (2013) Design of low power 4 Bit flash ADC based on standard cells. In: IEEE 11th international new circuits and systems conference. France
Prasad D, Nath V (2018) Design of CMOS integrator circuit for sigma delta ADC for aerospace application. In: Industry interactive innovations in science, engineering and technology. India, pp 377–383
Mashhadi SB, Lotfi R (2014) Analysis and design of a low-voltage low-power double-tail comparator. In: IEEE transactions on very large scale integration (VLSI) systems, pp 343–352
Chandra KS, Kumar VGR (2015) Low power and high speed 4-bit flash analog to digital converter using dynamic latch comparator technique. Int J Adv Res Electr Electron 4:6881–6886
Velagaleti S (2009) A novel high speed dynamic comparator with low power dissipation and low offset. M-tech thesis, NIT Rourkela, India
Saravanan SV, Ganesh RS, Sasipriya S (2017) Design and performance analysis of low power 4 bit flash analog to digital converter. J Adv Res Dyn Control Syst 01:198–208
Varghese GT, Mahapatra K (2016) A low power reconfigurable encoder for flash ADCs. Procedia Technol 25:574–581
Pardhu T, Manusha S, Sirisha K (2014) A low power flash ADC with wallace tree encoder. In: 11th international conference on wireless and optical communications networks (WOCN). India
Kiranmai M, Patnaikuni VYSSS, Mouli K, Sai BM, Nancharaiah V (2017) CMOS full adder and multiplexer based encoder for low resolution flash Adc. IOSR J Electron Commun Eng 12:20–27
Veeramachanen S, Kumar AM, Tummala V, Srinivas MB (2009) Design of a low power, variable-resolution flash ADC. In: 22nd IEEE international conference on VLSI design, India
Mayur SM, Siddharth RK, Kumar YBN, Vasantha MH (2016) Design of low power 5-bit hybrid flash ADC. In: IEEE computer society annual symposium on VLSI, USA
MAX108 data sheet, Rev. 1, 5/99, Maxim integrated products
MAX108EVKIT data sheet, Rev. 0, 6/99, Maxim integrated
Johns D, Martin K (1997) Analog integrated circuit design. Wiley, Hoboken
Sanchez-Sinencio E, Andreou AG (1999) Low-voltage/low-power integrated circuits and systems: low-voltage mixed-signal circuits. IEEE Press Mark
van de Plasche R (1994) Integrated analog-to-digital and digital-to-analog converters. Kluwer Academic Publishers, Dordrecht
Inamdar A, Sahu A, Ren J, Setoodeh S, Mansour R, Gupta D Design and evaluation of flash ADC. In: IEEE
Mano MM, Ciletti MD (2006) Digital design, 4th edn. Prentice Hall, Upper Saddle River
Yoo J (2003) A TIQ based CMOS flash A/D converter for system-on-chip applications. Ph.D. dissertation, Pennsylvania State University
Banik S, Gangopadhyay D, Bhattacharyya TK (2006) A low power 1.8 V 4-bit 400 MHz flash ADC in 0.18 μm digital CMOS. In: 19th IEEE international conference on embedded systems and design, USA
Megha R, kumar KAP (2014) Implementation of low power flash ADC by reducing comparators. In: IEEE international conference on communication and signal processing, India
Chauhan SS, Manabala S, Bose SC, Chandel R (2011) A new approach to design low power CMOS flash A/D converter. Int J VLSI Des Commun Syst (VLSICS) 2
Halim ISA, Hassan SLM, Akbar NDBM, Rahim AAA (2012) Comparative study of comparator and encoder in a 4 bit flash ADC using 0.18 μm CMOS technology. In: International symposium on computer applications and industrial electronics (ISCAIE), Malaysia
Fan S, Tang H, Zhao H, Wang X, Wang A, Zhao B, Zhao GG (2011) Enhanced Offset Averaging Technique for Flash ADC Design. Tsinghua Sci Technol 16:285–289
Acknowledgements
The authors are heartily thankful to Respond, Indian Space Research Organization (ISRO) Bangalore, India, for funding this research work. The sanction number is ISRO/RES/3/679/16-17. A piece of thanks also goes to Council of Scientific and Industrial Research (CSIR), New Delhi, India, for providing the senior research fellowship to the research scholar. The sanction number is 09/554(0042)/2018-EMR-I, Ack. No. 143183/2k17. The authors also want to thanks Vice-Chancellor, Dr. M. K. Mishra and Head of Department, Dr. S. Pal for their constant support and encouragement.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sanjay Kumar, S., Goel, V., Prasad, D., Nath, V. (2021). A 0.48 mW High Performance 4-Bit Flash ADC for System-on-Chip Applications in 90 nm CMOS Technology. In: Nath, V., Mandal, J.K. (eds) Proceedings of the Fourth International Conference on Microelectronics, Computing and Communication Systems. Lecture Notes in Electrical Engineering, vol 673. Springer, Singapore. https://doi.org/10.1007/978-981-15-5546-6_78
Download citation
DOI: https://doi.org/10.1007/978-981-15-5546-6_78
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-5545-9
Online ISBN: 978-981-15-5546-6
eBook Packages: EngineeringEngineering (R0)