Advertisement

Multiband Broadband Modulator Implementation on Field-Programmable Gate Array

  • Cristhian Castro
  • Carlos GordónEmail author
  • Patricio Encalada
  • Myriam Cumbajín
Conference paper
  • 19 Downloads
Part of the Communications in Computer and Information Science book series (CCIS, volume 1195)

Abstract

The proper management of resources available in FPGA’s is one of the main issues that designers must consider when implementing a high bandwidth communications system. For this reason, we report the hardware-efficient implementation, for mapping stages and pulse shaping, of broadband multi-level QAM signals, in Field-Programmable Gate Array (FPGA) devices. The process for designing the system is based on the large capacity of analog-digital (ADC) converters that exist today, in this case the ADC has a sampling rate of 5 GSPS, which allows the transmission of signals with bandwidths of about 2.5 GHz. The model implements in the same polyphase FIR structure multiplier-less the mapping schemes Q-PSK, 16-QAM, 64-QAM y 256-QAM together with the RRC filter. As a result, this implementation shows that the proposed architecture eliminates the use of dedicated multipliers which would be around 3150 if conventional methods were used. The Error Vector Module is used as a figure of merit in the selection of the RRC filter and the digital quantization levels. We achieved the target frequency for hardware operation at 312.5 MHz con un factor de interpolation de 16 and an EVM < 2%. Also, Hardware Description Language (HDL) models are validates in test benches with reference to the finite precision models of Simulink.

Keywords

RRC FPGA Polyphase structures Digital modulation Multiplier less FIR HDL 

Notes

Acknowledgments

The authors thank the Technical University of Ambato and the “Dirección de Investigación y Desarrollo” (DIDE) for their support in carrying out this research, in the execution of the project “Plataforma Móvil Omnidireccional KUKA dotada de Inteligencia Artificial utilizando estrategias de Machine Learning para Navegación Segura en Espacios no Controlados”, project code: PFISEI27.

References

  1. 1.
    Rishad, A., Shahriar, R., Razibul, I., Nabil, S.: On the error vector magnitude as a performance metric and comparative analysis. In: International Conference on Emerging Technologies, pp. 27–31 (2006)Google Scholar
  2. 2.
    Gentile, K.: The care and feeding of digital, pulse-shaping filters. RF Mixed Signal 25, 50–61 (2002)Google Scholar
  3. 3.
    Mehra, R., Devi, S.: FPGA implementation of high speed pulse shaping filter for SDR applications. In: Meghanathan, N., Boumerdassi, S., Chaki, N., Nagamalai, D. (eds.) ASUC/NeCoM/VLSI/WeST/WiMoN -2010. CCIS, vol. 90, pp. 214–222. Springer, Heidelberg (2010).  https://doi.org/10.1007/978-3-642-14493-6_23CrossRefGoogle Scholar
  4. 4.
    Matworks: “rcosdesign,” Matworks Documentation. https://www.mathworks.com/help/signal/ref/rcosdesign.html. Accessed 21 Oct 2019
  5. 5.
    Anderson, J.B.: Digital Transmission Engineering. IEEE Press Editorial Board, Piscataway (2005)CrossRefGoogle Scholar
  6. 6.
    Zoltowski, M.: Equations for the raised cosine and square-root raised cosine shapes. Communication Systems Division (2013)Google Scholar
  7. 7.
    Dehner, G., Rudolf, R., Schafer, M., Strobl, C.: Analysis of the quantization error in digital multipliers with small wordlength. In: Processing Conference (EUSIPCO), pp. 848–1852 (2016)Google Scholar
  8. 8.
    Chan, D., Rabiner, L.: Analysis of quantization errors in the direct form for finite impulse response digital filters. IEEE Trans. Audio Electroacust. 4(AU-21), 354–366 (2016)Google Scholar
  9. 9.
    Denis, D., Cordeiro, R., Oliveira, R., Viera, J., Silva, J., Silva, T.: Fully Parallel architecture for designing frequency-agile and real-time reconfigurable FPGA-based RF digital transmitters. IEEE Trans. Microw. Theory Tech. 3(66), 1489–1499 (2008)Google Scholar
  10. 10.
    Milic, L.: Multirate Filtering for Digital Signal Processing Matlab Applications. IGI Global, New York (2009). Information Science ReferenceCrossRefGoogle Scholar
  11. 11.
    Zhen-dog, Z., Bin, W., Yu-mei, Z.: Multipath pipelined polyphase structures for FIR interpolation and decimation in MIMO OFDM systems. ISRN Signal Process. 2011 (2011). 4 pagesGoogle Scholar
  12. 12.
    Nguyen, B., Shwedyk, E.: A First Course in Digital Communications. Cambridge University Press, Cambridge (2009)CrossRefGoogle Scholar
  13. 13.
    Klymyshyn, D., Haluzan, D.: FPGA implementation of multiplierless M-QAM modulator. Electron. Lett. 38(10), 461–462 (2002)CrossRefGoogle Scholar
  14. 14.
    Dehner, G., Rabenstein, R., Schafer M., Strobl, C.: Analysis of the quantization error in digital multipliers with small wordlength. In: European Signal Processing Conference (EUSIPCO), pp. 1848–1852 (2016)Google Scholar
  15. 15.
    Marin-Roig, J., Angarita, F., Valls, J., Almenar, V.: Diseno de Moduladores Basados en Tablas para Software Radio (2014)Google Scholar
  16. 16.
    Vivado Design Suite User Guide: Using Constraints, Xilinx (2017)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  1. 1.Universidad Politécnica de ValenciaValenciaSpain
  2. 2.Facultad de Ingeniería en Sistemas, Electrónica e IndustrialUniversidad Técnica de Ambato, UTAAmbatoEcuador
  3. 3.Facultad de Ingeniería MecánicaEscuela Superior Politécnica de Chimborazo ESPOCHRiobambaEcuador
  4. 4.Facultad de Ingeniería y Tecnologías de la Información y la ComunicaciónUniversidad Tecnológica Indoamérica, UTIAmbatoEcuador

Personalised recommendations