Abstract
In this paper an efficient approach is presented to design and implement a high speed RRC pulse shaping filter for digital up converter (DUC) section of Software Defined Radios (SDR). The implementation is based on efficient utilization of embedded DSP48E slices of the target device to enhance the speed of complex multipliers used in implementation of pulse shaping filters. It is an efficient method because the use of DSP48E slices not only increases the speed but also saves the general purpose resources on the target device. The root raised cosine (RRC) filter is designed and simulated in direct and transposed form with Matlab and Xilinx AccelDSP, synthesized with Xilinx Synthesis Tool (XST), and implemented on Virtex-5 based XC5VSX50T FPGA device. The proposed transposed structure can operate at an estimated frequency of 146.5 MHz as compared to 69.1 MHz in case of direct form structure by consuming almost same embedded DSP48E slices to provide cost effective solution for mobile and wireless communication systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Wei, W., Yifang, Z., Yang, Y.: Efficient Wireless Digital Up Converters Design Using System Generator. In: IEEE 9th International Conference on Signal Processing, ICSP 2008, pp. 443–446 (2008)
Huang, K.B., Chew, Y.H., Chin, P.S.: A Novel DS-CDMA Rake Receiver: Architecture and Performance. In: IEEE International Conference on Communications, ICC 2004, pp. 2904–2908 (2004)
Macpherson, K., Stirling, I., Garcia, D., Rice, G., Stewart, R.: Arithmetic Implementation Techniques and Methodologies for 3G Uplink Reception in Xilinx FPGAs. In: IEE Conference on 3G Mobile Communication Technologies, IEE 2002, pp. 191–195 (2002)
Zawawi, N.M., Ain, M.F., Hassan, S.I.S., Zakariya, M.A., Hui, C.Y., Hussin, R.: mplementing WCDMA Digital Up Converter In FPGA. In: IEEE International RF and Microwave Conference, RFM 2008, pp. 91–95 (2008)
Chandran, J., Kaluri, R., Singh, J., Owall, V., Veljanovski, R.: Xilinx Virtex II Pro Implementation of a Reconfigurable UMTS Digital Channel Filter. In: IEEE Workshop on Electronic Design, Test and Applications, DELTA 2004, pp. 77–82 (2004)
Allred, D.J., Yoo, H., Krishnan, V., Huang, W., Anderson, D.: A Novel High Performance Distributed Arithmetic Adaptive Filter Implementation on an FPGA. In: Proc. IEEE Int. Conference on Acoustics, Speech, and Signal Processing ICASSP 2004, vol. 5, pp. 161–164 (2004)
Macpherson, K.N., Stewart, R.W.: Area efficient FIR filters for high speed FPGA Implementation. IEE Proc.-Vis. Image Signal Process 153(6), 711–720 (2006)
Longa, P., Miri, A.: Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic. In: IEEE International Symposium on Signal Processing and Information Technology, pp. 248–252 (2006)
Mazzini, G., Setti, G., Rovatti, R.: Chip pulse shaping in asynchronous chaos-based DS-CDMA. IEEE Trans. Circuits Syst. I 54(10), 2299–2314 (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mehra, R., Devi, S. (2010). FPGA Implementation of High Speed Pulse Shaping Filter for SDR Applications. In: Meghanathan, N., Boumerdassi, S., Chaki, N., Nagamalai, D. (eds) Recent Trends in Networks and Communications. WeST VLSI NeCoM ASUC WiMoN 2010 2010 2010 2010 2010. Communications in Computer and Information Science, vol 90. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-14493-6_23
Download citation
DOI: https://doi.org/10.1007/978-3-642-14493-6_23
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-14492-9
Online ISBN: 978-3-642-14493-6
eBook Packages: Computer ScienceComputer Science (R0)