Overview
- Presents important challenges in nanometer scale integrated circuit design
- Presents a holistic view of Low-Power Variation-Tolerant Design
- Covers modeling, analysis and design methodology for low power and variation-tolerant logic circuits, memory and systems
Access this book
Tax calculation will be finalised at checkout
Other ways to access
About this book
Similar content being viewed by others
Keywords
Table of contents (12 chapters)
-
Physics of Power Dissipations and Parameter Variations
-
Low-Power and Robust Reconfigurable Computing
Editors and Affiliations
Bibliographic Information
Book Title: Low-Power Variation-Tolerant Design in Nanometer Silicon
Editors: Swarup Bhunia, Saibal Mukhopadhyay
DOI: https://doi.org/10.1007/978-1-4419-7418-1
Publisher: Springer New York, NY
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media, LLC 2011
Hardcover ISBN: 978-1-4419-7417-4Published: 24 November 2010
Softcover ISBN: 978-1-4899-8157-8Published: 10 October 2014
eBook ISBN: 978-1-4419-7418-1Published: 10 November 2010
Edition Number: 1
Number of Pages: XV, 440
Topics: Circuits and Systems, Computer-Aided Engineering (CAD, CAE) and Design