Overview
- Describes a full-chip nanometer routing techniques
- A detailed description on the modern VLSI routing problems
- Multilevel optimization on routing design to solve the chip complexity problem
Part of the book series: Analog Circuits and Signal Processing (ACSP)
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (6 chapters)
Keywords
About this book
At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.
In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.
Authors and Affiliations
Bibliographic Information
Book Title: Full-Chip Nanometer Routing Techniques
Authors: Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen
Series Title: Analog Circuits and Signal Processing
DOI: https://doi.org/10.1007/978-1-4020-6195-0
Publisher: Springer Dordrecht
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media B.V. 2007
Hardcover ISBN: 978-1-4020-6194-3Published: 21 August 2007
Softcover ISBN: 978-90-481-7562-8Published: 25 November 2010
eBook ISBN: 978-1-4020-6195-0Published: 30 August 2007
Series ISSN: 1872-082X
Series E-ISSN: 2197-1854
Edition Number: 1
Number of Pages: XVIII, 102
Topics: Circuits and Systems, Computer-Aided Engineering (CAD, CAE) and Design, Nanotechnology