Abstract
Historically, radiation-induced corruption of data in high-speed complementary metal oxide semiconductor designs has been limited to on-board static random-access memory in various memory caches. Successive generations of scaling, however, have resulted in capacitance reductions in key logic circuits, increasing their vulnerability to these “soft errors.” Charge delivered by radiation events now carries a substantial probability of inducing upsets, not only in bistable elements, but in logic evaluation circuits as well. This article introduces the reader to common logic-circuit topologies in high-speed microprocessors, radiation circuit response mechanisms that can compromise logic evaluation integrity, and existing techniques that mitigate this exposure.
Similar content being viewed by others
References
N. Cohen, T.S. Sriram, N. Leland, D. Moyer, S. Butler, and R. Flatley, in Proc. IEEE Int. Electron Devices Meeting (Institute of Electrical and Electronics Engineers, Piscataway, NJ, 1999) p. 315.
T. Karnik, B. Bloechel, K. Soumyanath, V. De, and S. Borkar, in VLSI Circuits Symp. Digest of Tech. Papers (2001) p. 61.
C. Dai, N. Hakim, S. Hareland, J. Maiz, and S.-W. Lee, in VLSI Technology Symp. Digest of Tech. Papers (1999) p. 81.
Rights and permissions
About this article
Cite this article
Bernstein, K. Circuit Responses to Radiation-Induced Upsets. MRS Bulletin 28, 126–130 (2003). https://doi.org/10.1557/mrs2003.40
Published:
Issue Date:
DOI: https://doi.org/10.1557/mrs2003.40