Abstract
An alternative circuit configuration for realizing an electronically adjustable floating capacitance multiplier is presented in this article. By consisting of only one fully balanced-voltage differencing buffered amplifier (FB-VDBA), one resistor and one capacitor, the presented multiplier circuit is canonical structure, and does not require any critical element matching constrain. The equivalent value of the simulated capacitance is adjustable by tuning the bias current of the FB-VDBA. The effect of the FB-VDBA non-idealities on the realized capacitance has been considered in detail. The proposed floating capacitance multiplier has been utilized, as an example application, in the design of a second-order RLC band-pass filter. To support the theory, some computer simulations with PSPICE software are also reported.
Similar content being viewed by others
REFERENCES
M. T. Ahmed, I. A. Khan, and N. Minhaj, Electron. Lett., 31, 9 (1995).
M. T. Abuelma’atti and N. A. Tasadduq, Microelectron. J. 30, 869 (1999).
P. V. Ananda Mohan, J. Circuits Syst. Comput., 14, 123 (2005).
E. Yuce, S. Minaei, and O. Cicekoglu, Electrical Eng., 88, 519 (2006).
E. Yuce, Int. J. Electron. Commun. (AEU), 61, 453 (2007).
E. Yuce and S. Minaei, IEEE Trans. Circuits Syst. I, 55, 266 (2008).
M. Sagbas, U. E. Ayten, H. Sedef, and M. Koksal, Circuits Syst. Signal Process, 28, 55 (2009).
E. Yuce, Int. J. Electron. 97, 249 (2010).
A. Lahiri and M. Gupta, Circuits Syst. Signal Process. 30, 143 (2011).
U. E. Ayten, M. Sagbas, N. Herencsar, and J. Koton, Radioengineering, 21, 11 (2012).
Y. A. Li, Int. J. Electron. Commun. (AEU) 66, 587 (2012).
A. Yesil, E. Yuce, and S. Minaei, Int. J. Electron. Commun. (AEU), 79, 243 (2017).
H. Alpaslan, Turk. J. Elec. Eng. & Comp. Sci., 25, 1334 (2017).
G. Feeri and N. Guerrinii, IEEE Trans. Circuits Syst. II, 48, 405 (2001).
W. Tangsrirat, Rev. Roum. Sci. Techn.–Électrotechn. etÉnerg., 62, 72 (2017).
V. Biolkova, Z. Kolka, and D. Biolek, in Proc. 52nd IEEE Int. Midwest Symp. Circuits and Systems (MWSCAS), Cancun, Aug. 2–5 2009 (IEEE, New York, 2009), p.45.
R. Sotner, J. Jerabek, and N. Herencsar, Radioengineering, 22, 490 (2013).
A. Yesil, F. Kacar, and K. Gurkan, J. Elec. Eng., 67, 137 (2016).
ACKNOWLEDGMENTS
This work is supported by Faculty of Engineering, King Mongkut’s Institute of Technology Ladkrabang (KMITL). The supports in part by Institute of Research and Development Rajamangala University of Technology Isan, and Faculty of Engineering, Rajamangala University of Technology Isan, Khonkaen Campus (contract no. ENG16/61) are also gratefully acknowledged.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Tangsrirat, W., Channumsin, O. Tunable Floating Capacitance Multiplier Using Single Fully Balanced Voltage Differencing Buffered Amplifier. J. Commun. Technol. Electron. 64, 797–803 (2019). https://doi.org/10.1134/S1064226919080163
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S1064226919080163