Abstract
In this paper, we present an analytical one-dimensional current-voltage model for silicon-on-insulator (SOI) MOSFETs under full depletion (FD). Our model has been developed from the first principles, and it not only includes the effects of source-drain series resistances, self-heating, and parasitic BJT, which are essential to FD SOI device modeling, but also includes another important effect of substrate depletion, for the first time in the literature, which is of vital significance for FD SOI devices having small film thickness and low substrate doping. The results of the drain current obtained from our model show a much better match with the experimental data, with the maximum error being only 9.41%, which is reasonably lower than the maximum error of 15.04% produced by the model of Yu et al., and marginally better than the error of 11.5% of the model of Hu and Jang. It must be noted that, though the improvements achieved in terms of accuracy are not that significant, yet unlike other models, ours is based on a simplified one-dimensional analytical approach, which is absolutely free from iterations, and hence, there is a huge improvement in terms of computational efficiency, which establishes its practical significance.
Similar content being viewed by others
References
Y. K. Choi, D. Ha, T. J. King, and C. Hu, IEEE Electron. Dev. Lett. 22, 447 (2001).
J. P. Colinge, IEEE Electron. Dev. Lett. 7, 244 (1986).
T. C. Hsiao, N. A. Kistler, and J. C. S. Woo, IEEE Electron. Dev. Lett. 15(2), 45 (1994).
M. C. Hu and S. L. Jang, IEEE Trans. Electron. Dev. 45, 797 (1998).
L. T. Su, J. E. Chung, D. A. Antoniadis, K. E. Goodson, and M. I. Flik, IEEE Trans. Electron. Dev. 41, 69 (1994).
Y. G. Chen, J. B. Kuo, Z. Yu, and R. W. Dutton, Solid State Electron. 38, 2051 (1995).
P. Agarwal, G. Saraswat, and M. J. Kumar, IEEE Trans. Electron. Dev. 55, 789 (2008).
S. L. Jang, B. R. Huang, and J. J. Ju, IEEE Trans. Electron. Dev. 46, 1872 (1999).
M. C. Hu, S. L. Jang, Y. S. Chen, S. S. Liu, and J. M. Lin, Jpn. J. Appl. Phys. 36, 2606 (1997).
Y. P. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. (Oxford Univ. Press, 2008).
H. K. Lim and J. G. Fossum, IEEE Trans. Electron. Dev. 30, 1244 (1983).
Y. S. Yu, S. H. Kim, S. W. Hwang, and D. Ahn, IEE Proc. Circuits, Dev. Syst. 152, 183 (2005).
Y. G. Chen, S. Y. Ma, J. B. Kuo, Z. Yu, and R. W. Dutton, IEEE Trans. Electron. Dev. 42, 899 (1995).
A. K. Dutta, Semiconductor Devices and Circuits (Oxford Univ. Press, India, 2008).
H. J. Park, P. K. Ko, and C. Hu, IEEE Trans. Comput. Des. 10, 376 (1991).
D. K. Sharma, J. Gautier, and G. Merckel, IEEE J. Solid State Circ. 13, 378 (1978).
C. Jacoboni, C. Canali, G. Ottaviani, and A. Alberigi Quaranta, Solid State Electron. 20, 77 (1977).
W. N. Grant, Solid State Electron. 16, 1189 (1973).
S. M. Sze, Physics of Semiconductor Devices, 2nd ed. (Wiley, New York, 1981).
S. Bolouki, M. Maddah, A. A. Kusha, and M. E. Nokali, Solid State Electron. 47, 1909 (2003).
Author information
Authors and Affiliations
Corresponding author
Additional information
The article is published in the original.
Rights and permissions
About this article
Cite this article
Pandey, R., Dutta, A.K. Analytical one-dimensional current-voltage model for FD SOI MOSFETs including the effect of substrate depletion. Semiconductors 47, 1224–1231 (2013). https://doi.org/10.1134/S1063782613090182
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S1063782613090182