Skip to main content
SpringerLink
Log in

Compaction of test response at self-testing in the programmable logic matrices

  • Safety, Viability, Reliability, Technical Diagnostics
  • Published:
Automation and Remote Control Aims and scope Submit manuscript

Abstract

Consideration was given to a controllable architecture enabling easy, simple and prompt self-testing in the programmable logic matrix. An approach was proposed to reduce the amount of self-testing hardware by compacting the test response by mod 2 convolution schemes through reconfiguration of the subject of diagnosis programmed in the matrix and using its standard connections.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Li, L., Chakrabarty, K., Kajihara, S., and Swaminathan, S., Three-stage Compression Approach to Reduce Test Data Volume and Testing Time for IP Cores in SOCs, IEE Proc., online no. 20045150.

  2. Lee, L.-J., Tseng, W.-D., Lin, R.-B., and Chang, C.-H., 2n-pattern Run-length for Test Data Compression, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2012, vol. 31, no. 4, pp. 644–648.

    Article  Google Scholar 

  3. Mukherjee, N., Rajski, J., and Tyszer, J., High Volume Diagnosis in Memory BIST-based on Compressed Failure Data, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2010, vol. 29, no. 3, pp. 441–453.

    Article  Google Scholar 

  4. Sinanoglu, O., All-Mulla, M., and Taha, M., Utilization of Inverse Compatibility for Test Cost Reduction, IET Comput. Digit. Tech., 2009, vol. 3, no. 2, pp. 195–204.

    Article  Google Scholar 

  5. Tenentes, V., Kavousianos, X., and Kalligeros, E., Single and Variable-state-skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2010, vol. 29, no. 10, pp. 1640–1644.

    Article  Google Scholar 

  6. Mitra, S. and Kim, K.S., X-compact: An Efficient Response Compaction Technique, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2004, vol. 23, no. 3, pp. 421–432.

    Article  Google Scholar 

  7. Lee, K.-J., Lien, W.-C., and Hsieh, T.-Y., Test Response Compaction via Output Bit Selection, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2011, vol. 30, no. 10, pp. 1634–1544.

    Google Scholar 

  8. Lee, D. and Roy, K., Viterbi-based Efficient Test Data Compression, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2012, vol. 31, no. 4, pp. 610–619.

    Article  Google Scholar 

  9. Aksenova, G.P., Control-ready Architecture for Self-Testing in Programmable Logical Matrix Structures, Autom. Remote Control, 2010, vol. 71, no. 12, pp. 2633–2643.

    Article  MathSciNet  Google Scholar 

  10. Aksenova, G.P. and Khalchev, V.F., The Method of Parallel-Sequential Built-in Self-testing in Integrated Circuits of the type SFPGAS, Autom. Remote Control, 2007, vol. 68, no. 1, pp. 149–159.

    Article  MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Trapeznikov Institute of Control Sciences, Russian Academy of Sciences, Moscow, Russia

    G. P. Aksenova

Authors
  1. G. P. Aksenova
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

Original Russian Text © G.P. Aksenova, 2013, published in Avtomatika i Telemekhanika, 2013, No. 2, pp. 124–138.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Aksenova, G.P. Compaction of test response at self-testing in the programmable logic matrices. Autom Remote Control 74, 264–274 (2013). https://doi.org/10.1134/S0005117913020082

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S0005117913020082

Keywords

Search

Navigation