Abstract
The computational power required in many multimedia applications is well beyond the capabilities of today's multimedia systems. Therefore, the embedding of additional high-performance accelerator multimedia components into these systems is most decisive. This paper presents the embedding of multimedia components into computer systems using reconfigurable coprocessor boards. The goal of those reconfigurable platforms which can be adapted to several applications and which include programmable digital signal processors, control and memory devices as well as dedicated multimedia ASICs is worked out. On the way to such a platform four ASICs for image and text processing are presented. The embedding of these components into a computing system using a CardBus-based coprocessor board is shown. Such a reconfigurable coprocessor board is an important intermediate stage on the way to future hybrid reconfigurable systems on chip.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
S.D. Haynes, J. Stone, P.Y. Cheung, and W. Luk, “Video Image Processing with the Sonic Architecture,” IEEE Computer, 2000, pp. 51-57.
A. DeHon, “The Density Advantage of Configurable Computing,” IEEE Computer, 2000, pp. 41-49.
R. Tessier and W. Burleson, “Reconfigurable Computing for Digital Signal Processing: A Survey,” Journal of VLSI Signal Processing, vol. 28, 2001, pp. 7-27.
S. Hauck, “The Roles of FPGA's in Reprogrammable Systems,” Proceedings of the IEEE, vol. 86,no. 4, 1998, pp. 615-638.
K. Keutzer, S. Malik, A.R. Newton, J.M. Rabaey, and A. Sangiovanni-Vincentelli, “System-Level Design: Orthogonalization of Concerns and Platform-Based Design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19,no. 12, 2000, pp. 1523-1543.
Mirotech Corporation, “Datasheet,” available at http://www.mirotech.com, 1999.
Mango DSP Corporation, “Datasheet,” available at http://www.mangodsp.com, 1999.
R. Enzler, “The Current Status of Reconfigurable Computing,” Technical Report ETH Zrich, Switzerland, 1999.
M. Gansen, F. Richter, O. Weiß, and T.G. Noll, “A Datapath Generator for Full Custom Macros of Iterative Logic Arrays,” in Proceedings of the IEEE Int. Conference on Application Specific Systems, Architectures, and Processors, 1997, pp. 438-447.
A. Knoll, et al., “An Integrated Approach to Semantic Evaluation and Content-Based Retrieval of Multimedia Documents,” in Proceedings of ECDL, 1998, LNCS, vol. 1513, pp. 409-428.
H.-M. Blüthgen, J. Mallok, and T.G. Noll, “A Scalable Architecture for Low-Power and High-Throughput Histogramming Applications,” in Proceedings of POSTER 98, Prague, 1998.
M. Karaman, L. Onural, and A. Atalar, “Design and Implementation of a General-Purpose Median Filter Unit in CMOS VLSI,” IEEE Journal of Solid-State Circuits, vol. 25,no. 2, 1990, pp. 505-513.
C.-T. Chen, L.-G. Chen, and J.-H. Hsiao, “VLSI Implementation of a Selective Median Filter,” IEEE Transactions on Consumer Electronics, vol. 42,no. 1, 1996, pp. 33-42.
C.-T. Chen, L.-G. Chen, T.-D. Chiueh, and J.-H. Hsiao, “Design and VLSI Implementation of Real-Time Weighted Median Filters,” in Proceedings of the IEEE Asia-Pacific Conference on Circuits and Systems, 1994.
C. Henning and T.G. Noll, “Scalable Architectures and VLSI Implementations of High-Performance Image Processing Algorithms,” in Proceedings of the International Conference on Imaging Science, Systems, and Technology, Las Vegas, 1999, pp. 291-297.
S. Wu and U. Manber, “Fast Text Searching Allowing Errors,” Communications of the ACM, vol. 35,no. 10, 1992, pp. 83-91.
R. Baeza-Yates and G. Navarro, “Multiple Approximate String Matching,” in Proceedings of WADS, 1997, LNCS, vol. 1272, pp. 174-184.
R.A. Wagner and M.J. Fischer, “The String-to-String Correction Problem,” Journal of the ACM, vol. 21,no. 1, 1974, pp. 168-173.
J.D. Hirschberg, R. Hughey, K. Karplus, and D. Speck, “Kestrel: A Programmable Array for Sequence Analysis,” in Proceedings of the IEEE Int. Conference on Application Specific Systems, Architectures, and Processors, 1996, pp. 25-34.
R. Sastry, N. Ranganathan, and K. Remedios, “CASM: A VLSI Chip for Approximate String Matching,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 17,no. 8, 1995, pp. 824-830.
Compugen, “BioXL/P, Technical Data,” available at http://www.cgen.com, 1999.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Blume, H., Blüthgen, HM., Henning, C. et al. Embedding of Dedicated High-Performance ASICs into Reconfigurable Systems Providing Additional Multimedia Functionality. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 31, 117–126 (2002). https://doi.org/10.1023/A:1015389221355
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1015389221355