Skip to main content
SpringerLink
Log in

An Area-Effective Cell-Based Channel Decoder LSI For a Digital Satellite TV Broadcasting

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

A new channel decoder LSI, which will be used in digital satellite TV broadcasting Set-Top Boxes, has been designed. This LSI's functions include AD/DA conversion, QPSK demodulating, Viterbi decoding, frame synchronization, convolutional deinterleaving, Reed-Solomon (RS) decoding, and descrambling. We use a new method for Viterbi Decoding called the Tracking Survivor State Information (TSSI) method, which not only reduces power consumption, but also solves the problem of increasing memory size. To reduce the size of RS decoder circuit, we used a three-stage-pipeline structure as well as designed a new architecture to realize Euclid's algorithm. This device has been fabricated in a 0.35 µm 3-metal CMOS standard cell-based process and is composed of 670 K transistors. In this paper, we describe the TSSI method of the Viterbi Decoder and the Reed-Solomon Decoder's new 3-stage pipeline architecture.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. P.J. Black and T.H. Meng, ”A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder”, IEEE J. Solid-State Circuits, vol. 27, Dec.1992.

  2. D.A. Luthi, A. Mogre, N. Ben-Efraim and A. Gupta, ”A Single Chip Concatenated FEC Decoder”, IEEE CICC, 1995.

  3. G. Forney, ”The Viterbi Algorithm”, Proc. of the IEEE, vol. 61, March 1973.

  4. G. Edwards, ”A 45-Mbits/sec. VLSI Viterbi Decoder for Digital Video Applications”, em IEEE Natl Telesystems Conference, 1993.

  5. M. Rim and Y.-U. Oh, ”Memory Management in High-Speed Viterbi Decoders,” IEEE VLSI signal processing, VIII,, Oct. 1995.

  6. M.H. Lee, S.B. Choi and J.S. Chang, ”A High Speed Reed-Solomon Decoder”, IEEE VLSI signal processing, VIII, Oct. 1995.

  7. H. M. Shao, T. K. Trung, L. J. Deutsh, J. H. Yeun and I. S. Reed, ”A VLSI Design of a pipeline Reed-Solomon Decoder”, IEEE Trans. Comput., vol. c-34, May 1985, pp. 393–403.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Consumer Electronics System LSI Development Center, Matsushita Electric Industrial Co., Ltd., 3-1-1, Yagumo-nakamachi, Moriguchi, Osaka, Japan

    Takehiro Kamada, Toshihiko Fukuoka, Yuji Nakai, Yoshihiko Fukumoto & Yasuhiro Nakakura

  2. Advanced LSI Technology Development Center, Matsushita Electric Industrial Co., Ltd., 3-1-1, Yagumo-nakamachi, Moriguchi, Osaka, Japan

    Katsuhiko Ueda

  3. AVC Products Development Laboratory, Matsushita Electric Industrial Co., Ltd., 2-15, Matsuba-cho, Kadoma, Osaka, Japan

    Tomonori Shiomi & Kazuhiro Ota

Authors
  1. Takehiro Kamada
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Toshihiko Fukuoka
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Yuji Nakai
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Yoshihiko Fukumoto
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Yasuhiro Nakakura
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Katsuhiko Ueda
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Tomonori Shiomi
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Kazuhiro Ota
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kamada, T., Fukuoka, T., Nakai, Y. et al. An Area-Effective Cell-Based Channel Decoder LSI For a Digital Satellite TV Broadcasting. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 18, 167–175 (1998). https://doi.org/10.1023/A:1008035929372

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008035929372

Keywords

Search

Navigation