Skip to main content
SpringerLink
Log in

Design, Implementation and Analysis of a New Redundant CORDIC Processor with Constant Scaling Factor and Regular Structure

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

A new high-speed redundant CORDIC processor is designed and implemented based on the double rotation method, which turns out to be the two-dimensional (2D) Householder CORDIC, a special case of the generalized Householder CORDIC in the 2D Euclidean vector space. The new processor has the advantages of regular structure and high throughput rate. The pipelined structure with radix-2 signed-digit (SD) redundant arithmetic is adopted to reduce the carry-propagation delay of the adders while the digit-serial structure alleviates the burden of the hardware cost and I/O requirement. Compared to previously proposed designs, the new CORDIC processor preserves the constant scaling factor, an important merit of the original CORDIC, and thus does not require any complicated division or square-root operations for variable scaling factor calculation. Furthermore, the processor is well suited to VLSI implementation since it does not call for any irregularly inserted correcting iterations. Both angle calculation mode for computing trigonometric function and vector rotation mode for plane rotations are supported. Practical VLSI chip implementation of the fixed-point redundant CORDIC processor using 0.6 μm standard cell library is given including detailed numerical error analysis.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. J.E Volder, “TheCORDICtrigonometric computing technique,” IRE Trans. on Electronic Computers, Vol. EC-8, No.3, pp. 330– 334, Sept. 1959.

    Article  Google Scholar 

  2. J.S. Walther, “A unified algorithm for elementary functions,” AFIPS Conf. Proc., Vol. 38, pp. 379–385, 1971.

    Google Scholar 

  3. Y.H. Hu, “CORDIC-based VLSI architecture for digital signal processing,” IEEE Signal Processing Magazine, Vol. 9, No.3, pp. 17–35, July 1992.

    Article  Google Scholar 

  4. J.R. Cavallaro and F.T. Luk, “CORDIC arithmetic for an SVD processor,” Journal of Parallel and Distributed Computing, No. 5, pp. 271–290, June 1988.

    Article  Google Scholar 

  5. J.-M. Delosme, “Bit-level systolic algorithms for real symmetric and Hermitian eigenvalue problems,” Journal of VLSI Signal Processing, Vol. 4, pp. 69–88, Jan. 1992.

    Article  Google Scholar 

  6. N.D. Hemkumar and J.R. Cavallaro, “Redundant and on-line CORDIC for unitary transformations,” IEEE Trans. Computers, pp. 941–954, Aug. 1994.

  7. H. Yoshimura, T. Nakanishi, and H. Yamauchi, “A 50-MHz CMOS geometrical mapping processor,” IEEE Trans. Circuits and Systems, pp. 1360–1363, Oct. 1989.

  8. D. Timmermann et al., “A CMOS floating-point vector-arithmetic unit,” IEEE Trans. Computers, Vol. 29, No.5, pp. 634–639, May 1994.

    Google Scholar 

  9. S.-F. Hsiao and J.-M. Delosme, “Householder CORDIC algorithms,” IEEE Trans. Computers, Vol. 44, No.8, pp. 990–1001, Aug. 1995.

    Article  MATH  Google Scholar 

  10. S.-F. Hsiao and J.-M. Delosme, “Parallel singular value decomposition of complex matrices using multi-dimensional CORDIC algorithms,” IEEE Trans. Signal Processing, Vol. 44, No.3, pp. 685–697, March 1996.

    Article  Google Scholar 

  11. A. Avizienis, “Signed-digit number representations for fast parallel arithmetic,” IRE Trans. Electronic Computers, Vol. EC-10, pp. 389–400, Sept. 1961.

    Article  MathSciNet  Google Scholar 

  12. M.D. Ercegovac, “On-line arithmetic: An overview,” Proc. SPIE, Real-Time Signal Processing, Vol. 495(VII), pp. 86–93, Aug. 1984.

    Article  Google Scholar 

  13. M. Ercegovac and T. Lang, “Redundant and on-line CORDIC: Application to matrix triangularization and SVD,” IEEE Trans. Computers, Vol.39, No.6, pp. 725–740, June 1990.

    Article  Google Scholar 

  14. N. Takagi, T. Asada, and S. Yajima, “Redundant CORDIC methods with a constant scale factor for sine and cosine computation,” IEEE Trans. Computers,Vol. 40, No.9, pp. 989–995, Sept. 1991.

    Article  MathSciNet  Google Scholar 

  15. J.-A. Lee and T. Lang, “Constant-factor redundant CORDIC for angle calculation and rotation,” IEEE Trans. Computers,Vol. 41, No.8, pp. 1016–1025, Aug. 1992.

    Article  Google Scholar 

  16. H. Dawid and H. Meyr, “The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations,” IEEE Trans. Computers, Vol. 45, No.3, pp. 307– 318, March 1996.

    Article  MATH  Google Scholar 

  17. H.M. Ahmed, “Signal processing algorithms and architectures,” Ph.D. dissertation, Dept. of Electrical Engineering, Stanford Univ., June 1982.

  18. G. Haviland and A. Tuszynski, “ACORDICarithmetic processor chip,” IEEE Trans. Computers, Vol. 29, No.2, pp. 68–79, Feb. 1980.

    Article  Google Scholar 

  19. A. Vandemeulebroecke et al., “A new carry-free division algorithm and its application to a single-chip 1024-b RSA processor,” IEEE Journal of Solid State Circuits, Vol. 25, No.3, pp. 748– 765, March 1990.

    Article  Google Scholar 

  20. B. Parhami, “Carry-free addition of recorded binary signed-digit numbers,” IEEE Trans. Computers, Vol. 38, No.11, pp. 1470– 1476, Nov. 1988.

    Article  Google Scholar 

  21. M. Ercegovac and T. Lang, “On-the-fly conversion of redundant into conventional representations,” IEEE Trans. Computers, pp. 895–897, July 1987.

  22. Y.H. Hu, “The quantization effects of the CORDIC algorithm,” IEEE Trans. Signal Processing, Vol. 40, No.4, pp. 834–844, April 1992.

    Article  MATH  Google Scholar 

  23. K. Kota and J.R. Cavallaro, “Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special-purpose processors,” IEEE Trans. Computers, Vol. 42, No.7, pp. 769–779, July 1993.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Computer and Information Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan

    Shen-Fu Hsiao & Jen-Yin Chen

Authors
  1. Shen-Fu Hsiao
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jen-Yin Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Hsiao, SF., Chen, JY. Design, Implementation and Analysis of a New Redundant CORDIC Processor with Constant Scaling Factor and Regular Structure. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 20, 267–278 (1998). https://doi.org/10.1023/A:1008035100004

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008035100004

Keywords

Search

Navigation