Abstract
Many crucial technologies in modern computer systems need innovation due to the increasing number of CPU cores and the growing trend of heterogeneous platform features. With the development of heterogeneous storage technology, the traditional page memory management performance overhead issue becomes more and more prominent. Segment memory management is widely used in homegrown multicore processors, but how to improve its flexibility and usability still confront challenges. In order to cope with this case, this paper proposed a segment-page-combined memory management technique based on domestic multicore processor. This technology realizes the fusion management of page and segment in homemade node level operating system, effectively solves the performance problem of page management, and improves the usability of segment management.
Similar content being viewed by others
References
Arcangeli, A.: Transparent hugepage support. In Proceedings of the 2010 KVM Forum (2010)
Basu, A., et al.: Efficient virtual memory for big memory servers. Comput. Archit. News 41, 237–248 (2013)
Gorman, M., Healy, P.: Performance Characteristics Of Explicit Superpage Support. International Conference on Computer Architecture. Springer-Verlag, Berlin (2010)
Haohuan, Fu., Liao, J., Yang, J., et al.: The Sunway TaihuLight supercomputer: system and applications. Sci. China Inform. Sci. 59(7), 072001 (2016)
Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Architect. News 34, 1–17 (2006)
McCurdy, C., Alan, C., Jeffrey, V.: Investigating the TLB behaviors of high-end scientific applications on commodity microprocessors. In: The Performance Analysis of Systems and software, ISPASS 2008. IEEE International Symposium on. IEEE (2008)
Pham, B. et al.,: CoLT: coalesced large-reach TLBs. In: IEEE/ACM International Symposium on Microarchitecture IEEE (2012)
Sha, S., Hu, J.Y., Luo, Y.W., et al.: Huge page friendly virtualized memory management. J. Comput. Sci. Technol. 35(2), 433–452 (2020)
Sodani, A., Processor, C.A.M.: Race to exascale: opportunities and challenges. In: Keynote at the Annual IEEE/ACM 44th Annual International Symposium on Microarchitecture (2011)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Zheng, Y., Zou, T. & Wang, X. Memory management technology based on homegrown multicore processor. CCF Trans. HPC 2, 376–381 (2020). https://doi.org/10.1007/s42514-020-00051-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s42514-020-00051-8