Skip to main content
Log in

Aging Mechanism of p-Type Dopingless JLFET: NBTI and Channel-Hot-Carrier Stress

  • Regular Paper
  • Published:
Transactions on Electrical and Electronic Materials Aims and scope Submit manuscript

Abstract

In this work, an extensive study of the aging mechanisms of the p-type dopingless JLFET (DL JLFET) structure is reported for the first time. The negative-bias-temperature-instability (NBTI) and channel-hot-carrier (CHC) stress conditions are considered for analyzing the aging behavior of p-type DL JLFET. The variations in electrical characteristics of lightly doped DL JLFET are compared with its conventional counterpart JLFET against NBTL and CHC stress. We have shown that JLFET with heavily doped channel region exhibits higher drain current degradation under CHC stress due to high electric field and large gate leakage current. The JLFET has 19% drain current degradation due to CHC stress which is 1.7 times higher than DL JLFET. However, under NBTI stress, the DL JLFET has slightly higher drain current degradation and almost symmetric shift in \(V_{th}\) than JLFET. Hence, this study suggests that dopingless devices are superior candidate for designing aging-resilient and more reliable circuits.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

Data Availability

All data and materials as well as software application or custom code support our published claims and comply with field standards.

References

  1. C.-W. Lee, A. Afzalian, N.D. Akhavan, R. Yan, I. Ferain, J.-P. Colinge, Junctionless multigate field-effect transistor. Appl. Phys. Lett. 94(5), 053511 (2009)

    Article  Google Scholar 

  2. D. Ghosh, M.S. Parihar, G.A. Armstrong, A. Kranti, High-performance junctionless mosfets for ultralow-power analog/rf applications. IEEE Electron Device Lett. 33(10), 1477–1479 (2012)

    Article  CAS  Google Scholar 

  3. Y. Pratap, S. Haldar, R.S. Gupta, M. Gupta, Performance evaluation and reliability issues of junctionless csg mosfet for rfic design. IEEE Trans. Device Mater. Reliab. 14(1), 418–425 (2014)

    Article  Google Scholar 

  4. R.T. Doria, M.A. Pavanello, R.D. Trevisoli, M. de Souza, C.W. Lee, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, J.P. Colinge, Junctionless multiple-gate transistors for analog applications. IEEE Trans. Electron Devices 58(8), 2511–2519 (2011)

    Article  CAS  Google Scholar 

  5. E. Amat, T. Kauerauf, R. Degraeve, R. Rodriguez, M. Nafria, X. Aymerich, G. Groeseneken, Competing degradation mechanisms in short-channel transistors under channel hot-carrier stress at elevated temperatures. IEEE Trans. Device Mater. Reliab. 9(3), 454–458 (2009)

    Article  CAS  Google Scholar 

  6. E. Amat, T. Kauerauf, R. Degraeve, A.D. Keersgieter, R. Rodriguez, M. Nafria, X. Aymerich, G. Groeseneken, Channel hot-carrier degradation in short-channel transistors with high- k /metal gate stacks. IEEE Trans. Device Mater. Reliab. 9(3), 425–430 (2009)

    Article  CAS  Google Scholar 

  7. C.H. Park, M.D. Ko, K.H. Kim, S.H. Lee, J.S. Yoon, J.S. Lee, Y.H. Jeong, Investigation of Low-Frequency Noise Behavior After Hot-Carrier Stress in an n-Channel Junctionless Nanowire MOSFET. IEEE Electron Device Lett. 33(11), 1538–1540 (2012)

    Article  CAS  Google Scholar 

  8. A.N. Tallarico, P. Magnone, G. Barletta, A. Magrì, E. Sangiorgi, C. Fiegna, Negative bias temperature stress reliability in trench-gated p-channel power mosfets. IEEE Trans. Device Mater. Reliab. 14(2), 657–663 (2014)

    Article  CAS  Google Scholar 

  9. G.D. Panagopoulos, K. Roy, A three-dimensional physical model for vth variations considering the combined effect of nbti and rdf. IEEE Transactions on Electron Devices 58(8), 2337–2346 (2011)

    Article  CAS  Google Scholar 

  10. J.T. Park, J.Y. Kim, J.P. Colinge, Negative-bias-temperature-instability and hot carrier effects in nanowire junctionless p-channel multigate transistors. Appl. Phys. Lett. 100(8), 083504 (2012)

    Article  Google Scholar 

  11. M. Toledano-Luque, P. Matagne, A. Sibaja-Hernández, T. Chiarella, L.A. Ragnarsson, B. Sorée, M. Cho, A. Mocuta, A. Thean, Superior reliability of junctionless pfinfets by reduced oxide electric field. IEEE Electron Device Lett. 35(12), 1179–1181 (2014)

    Article  Google Scholar 

  12. C. Rajan, D. Samajdar, J. Patel, A. Lodhi, S. Agnihotri, D. Sharma, A. Kumar, Linearity and reliability analysis of an electrically doped hetero material nanowire tfet. J. Electron. Mater. 49(7), 4307–4317 (2020)

    Article  CAS  Google Scholar 

  13. M. Panchore, J. Singh, S.P. Mohanty, Impact of channel hot carrier effect in junction-and doping-free devices and circuits. IEEE Trans. Electron Devices 63(12), 5068–5071 (2016)

    Article  Google Scholar 

  14. M. Panchore, J. Singh, S. P. Mohanty, E. Kougianos, Compact behavioral modeling and time dependent performance degradation analysis of junction and doping free transistors, in 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS), pp. 194–199 (2016)

  15. M. Panchore, L. Bramhane, J. Singh, Channel-hot-carrier degradation in the channel of junctionless transistors: a device- and circuit-level perspective. J. Comput. Electron. 20(3), 1196–1201 (2021)

    Article  CAS  Google Scholar 

  16. C. Sahu, J. Singh, Charge-plasma based process variation immune junctionless transistor. IEEE Electron Device Lett. 35(3), 411–413 (2014)

    Article  CAS  Google Scholar 

  17. P. Magnone, F. Crupi, N. Wils, H.P. Tuinhout, C. Fiegna, Characterization and modeling of hot carrier-induced variability in subthreshold region. IEEE Trans. Electron Devices 59(8), 2093–2099 (2012)

    Article  Google Scholar 

Download references

Acknowledgements

The authors would like to thank the SERB, Government of India for providing financial support (File No. EEQ/2021/001072).

Funding

The financial support was received from Science and Engineering Research Board (SERB), Government of India.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Meena Panchore.

Ethics declarations

Conflict of interest

The Authors declare that they have no conflict of interest.

Consent for publication

We agree to the terms and policies for the publication of the articles.

Consent to participate

We agree to the terms and policies for the publication of the articles.

Ethical approval

Accepted principles of ethical and professional conduct have been followed.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Panchore, M., Rajan, C. Aging Mechanism of p-Type Dopingless JLFET: NBTI and Channel-Hot-Carrier Stress. Trans. Electr. Electron. Mater. 24, 154–158 (2023). https://doi.org/10.1007/s42341-022-00428-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s42341-022-00428-2

Keywords

Navigation