Skip to main content
SpringerLink
Log in

Controller node derivation for data distribution in Network-on-chip with ring connected binary tree topology

  • Original Research
  • Published:
International Journal of Information Technology Aims and scope Submit manuscript

Abstract

Network-on-chip (NoC) technology uses many network topologies like Mesh, Torus etc. for communication between processors within an integrated chip. Ring Connected Binary Tree (RiCoBiT) topology is also one of the new topologies for NoC communication. The topology and the routing approach to distribute or transfer data across nodes in the topology is already defined. The complete node structure and communication methodology between a controller node and the remaining computation nodes, is required to enable the use of this structure for complex calculations. This paper presents the identification of an optimal controller node in a Ring Connected Binary Tree topology among the multiple nodes in its rings. The controller node identified using the approach proposed in this paper, after analyzing nodes in different rings of a binary tree structure, shall be able to distribute data very efficiently in parallel from the distributing processor to the computing processor. Based on the proposed approach, area consumed, and power consumed in this topology would be optimal.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

Data availability

The authors confirm that the data used in this article to identify the optimal controller is available within the article itself (Tables 2, 3, 4)

References

  1. Chiplunkar NN and Sanju V, Network on chip: a brief review. In: Proceedings of International Conference on Emerging Techniques in Computing, Electronics, Embedded System & VLSI Design

  2. Khan ZA, Siddiqui J and Samad A (2013) Performance analysis of massively parallel architectures. BVICAM’s Int J Inf Technol 5(1):563–568

  3. Hesham S, Rettkowski J, Göhringer D, Mohamed A, El Ghany A (2015) Survey on real-time network-on chip architectures. Springer International Publishing

    Book  Google Scholar 

  4. Mehra SS, Kalsen R and Sharma R (2011) FPGA based network-on-chip designing aspects. In: National Conference on Advanced Computing and Communication Technology. Intel Corporation

  5. Abdelfattah MS, Betz V (2015) Power analysis of embedded NoCs on FPGAs and comparison with custom buses. IEEE Trans Very Large-Scale Integr Syst 24:165–177

    Article  Google Scholar 

  6. Pang K, Fresse V, Yao S, De Lima OA (2015) Task mapping and mesh topology exploration for an FPGA-based network on chip. J Microprocess Microsyst 39:189–199

    Article  Google Scholar 

  7. Vancayseele R, Al Farisi B, Heirman W, Bruneel K and Stroobandt D (2011) RecoNoC: a reconfigurable network-on-chip. In: 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)

  8. Intel Corporation (2011) Applying the benefits of network on a chip architecture to FPGA system design. In: ALTERA white paper, 2010

  9. Kamali HM, Azar KZ, Hessabi S (2018) DuCNoC: a high-throughput FPGA-based NoC simulator using dual-clock lightweight router micro-architecture. IEEE Trans Comput 62:208–222

    Article  MathSciNet  Google Scholar 

  10. Kamali HM and Hessabi S (2016) AdapNoC: a fast and flexible FPGA-based NoC simulator. In: 26th IEEE International Conference on Field Programmable Logic and Applications (FPL)

  11. Ogras UY, Hu J, Marculescu R (2005) Key research problems in NoC design: a holistic perspective. In: Proceedings of the 3rd IEEE/ACM/IFIP International conference on Hardware/software codesign and system synthesis

  12. Belkacemi D, Bouchebaba Y, Daoui M and Lalam M (2016) Network-on-chip and parallel computing in embedded systems. In: IEEE 10th international symposium on embedded multicore/many-core systems-on-chip

  13. Suvorova EA, Sheynin YE (2005) The interconnection graphs and node placement for NoC. MES pp 387–393

  14. Ahmad K, Sethi MAJ (2020) Review of network-on-chip routing algorithms. EAI Endorsed Trans Context-aware Syst Appl 7:167793

    Article  Google Scholar 

  15. Parandkar P, Dalal JK and Katiyal S (2012) Performance comparison of XY, OE and DY Ad routing algorithm by load variation analysis of 2-dimensional mesh topology based network-on-chip. BVICAM’s Int J Inf Technol 4(1):391–396

  16. Sanju V, Koushika C, Sharmili R, Chiplunkar N, Khalid M (2014) Design and implementation of a network-on-chip-based simulator: a performance study. Int J Comput Sci Eng 9(1/2):95

    Google Scholar 

  17. Venkateswara Rao M, Rama Krishna TV, Raaga Sai Sruthi S, Akhila S, Gopi Y, Bhavani Krishna L (2016) An effective on-chip network topology for network-on-chip (Noc) trade-offs. Indian J Sci Technol. https://doi.org/10.1748/ijst/2016/v9i17/93120

    Article  Google Scholar 

  18. Patel S, Parandkar P, Katiyal S and Agrawal A (2011) Exploring alternative topologies for network-on-chip architectures. BVICAM’s Int J Inf Technol 3(2):372–376

  19. Satish JA, Taqhi H, Mishra H, Chetana Reddy P, Sanju V (2020) RiCoBiT—a topology for the future multicore processor: a concept analysis and review of literature, 234–239. In: International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE 2020)

  20. Sanju V, Chiplunkar N and Krishna V (2015) SMITHA: scalable modular interconnect for three-dimensional high-performance applications—a new 3D topology for NoC based systems. BVICAM’s Int J Inf Technol 7:803–809

  21. Romanov AY, Lezhnev EV, Glukhikh AY, Amerikanov AA (2020) Development of routing algorithms in networks-on-chip based on two-dimensional optimal circulant topologies. Heliyon 6(1):e03183

    Article  Google Scholar 

  22. Lu Y, McCanny J and Sezer S (2011) Generic low-latency NoC router architecture for FPGA computing systems. In: Field Programmable Logic and Applications (FPL). pp 82–89

  23. Deb D, Jose J, Das S, Kapoor HK (2019) Cost effective routing techniques in 2D mesh NoC using on-chip transmission lines. J Parallel Distrib Comput 123:118–129

    Article  Google Scholar 

  24. Fathi A, Kia K (2017) A centralized controller as an approach in designing NoC. Modern Educ Comput Sci 9(1):60–67

    Google Scholar 

  25. Meka KR and Deka JK (2011) Demand based routing in Network-on-Chip (NoC). In: Proceeding in the 2011 International Conference on Embedded Systems and Applications (ESA’11)

  26. Sanju V, Chiplunkar N, Mandia S, Jain N, Jaiswal N, Khalid M (2015) Design and implementation of RiCoBiT: a structured and scalable architecture for network-on-chip based systems. Int J Comput Digital Syst 4:63–71

Download references

Acknowledgements

We express our sincere thanks to the management and all staffs of NMIT for completing the work.

Funding

I (corresponding author) would like to submit my paper titled “Controller Node Derivation for Data Distribution in Network-On-Chip with Ring Connected Binary Tree Topology” in your esteemed journal for publication. All Co-authors have seen and approved the manuscript being submitted. We confirm that the article is the Authors' original work. We confirm that the article has not received prior publication and is not under consideration for publication elsewhere.

Author information

Authors and Affiliations

  1. Department of CSE, Nitte Meenakshi Institute of Technology, Bangalore, India

    R. Uma & H. Sarojadevi

  2. School of CSE, REVA University, Bangalore, India

    V. Sanju

Authors
  1. R. Uma
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. H. Sarojadevi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. V. Sanju
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to R. Uma.

Ethics declarations

Conflict of interest

The authors declare no conflict of interest and the article is part of author’s research outcomes.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Uma, R., Sarojadevi, H. & Sanju, V. Controller node derivation for data distribution in Network-on-chip with ring connected binary tree topology. Int. j. inf. tecnol. 15, 2583–2591 (2023). https://doi.org/10.1007/s41870-023-01303-w

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s41870-023-01303-w

Keywords

Search

Navigation