Abstract
This work contributes an area-effective low-noise amplifier design with a vast voltage gain range for a wide frequency range. The novel low-noise amplifier has an input stage, a common-gate stage, and another stage of the common-source technique. It is designed using the current mirror, the current bleeding network, and a new active inductor circuit. The noise-canceling network leads to a reduction of noise and power. The current-bleeding network improves the trans-conductance and provides a reduction in overall noise. Active inductors are crucial for achieving maximal gain, extensive bandwidth values, and low power consumption. Body-biasing technique has improved overall performance of the design. The novel low-noise amplifier is simulated and designed at a 0.5 V input voltage cadence virtuoso GPDK 90 nm and GPDK 45 nm complementary metal-oxide semiconductors (CMOS). The power dissipation of the novel active inductor (AI) is 416 µW with an optimized gain value, a small area requirement, and inductance values that varies with different W/L ratios of AI transistors. Power consumption of this low-noise amplifier is 4.85 mW, with optimized S-parameters values. Additionally, a small area and an optimized gain value also adds to the immense potential offered by proposed designs compared to the state-of-the-art low-noise amplifiers.
Similar content being viewed by others
Abbreviations
- LNA:
-
Low noise amplifiers
- AI:
-
Active inductor
- AFE:
-
Analog front end
- DRC:
-
Design rule checking
- W/L:
-
Ratio of width and length
- MC:
-
Monte-Carlo
- CM:
-
Current mirror
- NC:
-
Noise canceling
- LVS:
-
Layout versus schematic
- PI:
-
Passive inductor
- FoM1, FoM2 :
-
Figure of Merits
References
Pritty; Jhamb, M.: Ultra low power current mirror design with enhanced bandwidth. Microelectron. J. 113, 105063 (2021). https://doi.org/10.1016/j.mejo.2021.105063
Pritty; Jhamb, M.: A 0.8 Volt 29.52 μW current mirror based OTA design for biomedical applications. J. Circuits Syst. Comput. (2023). https://doi.org/10.1142/S0218126623502341
Pritty, Jhamb, M.: High performance voltage-controlled oscillator for implantable devices. LNEE series, Micro and Nano-electronics devices, circuits and systems (MNDCS-2021) conference, Springer, 339–350 (2021). DOI: https://doi.org/10.1007/978-981-16-3767-4_32
Sabbaghi, A.; Ebrahimi, E.: A low-noise current-reused CMOS active inductor by exploiting Gm-boosting technique. IET Microw. Antennas Propag. 15(15), 1914–1926 (2021). https://doi.org/10.1049/mia2.12205
Nagulapalli, R., et al.: A low noise amplifier suitable for biomedical recording analog front-end in 65 nm CMOS technology. J. Circuits Syst. Comput. 28(8), 1950137 (2019). https://doi.org/10.1142/S0218126619501378
Yu, H., et al.: A 0.044-mm2 0.5-to-7-GHz resistor-plus-source-follower-feedback noise-cancelling LNA achieving a flat NF of 3.3±0.45 dB. IEEE Trans. Circuits Syst. II Express Briefs 66(1), 71–75 (2018)
Lyu, L.; Ye, D.; Shi, C.-J.R.: A 340 nW/channel 110 dB PSRR neural recording analog front-end using replica-biasing LNA, level-shifter assisted PGA, and averaged LFP servo loop in 65 nm CMOS. IEEE Trans. Biomed. Circuits Syst. 14(4), 811–824 (2020). https://doi.org/10.1109/TBCAS.2020.2995566
Kim, H., et al.: Chopper-stabilized low-noise multipath operational amplifier with dual ripple rejection loops. IEEE Trans. Circuits Syst. II Express Briefs 67(11), 2427–2431 (2020). https://doi.org/10.1109/TCSII.2020.2977664
Kumar, A.R.A.; Sahoo, B.D.; Dutta, A.: A wideband 2–5 GHz noise canceling subthreshold low noise amplifier. IEEE Trans. Circuits Syst. II Express Briefs 65(7), 834–838 (2017). https://doi.org/10.1109/TCSII.2017.2719678
Ma, L., et al.: A high-linearity wideband common-gate LNA with a differential active inductor. IEEE Trans. Circuits Syst. II Express Briefs 64(4), 402–406 (2016). https://doi.org/10.1109/TCSII.2016.2572201
Soleymani, F.; Amiri, P.; Maghami, M.H.: A 0.3–5 GHz, low-power, area-efficient, high dynamic range variable gain low-noise amplifier based on tunable active floating inductor technique. Int. J. Circuit Theory Appl. 49(10), 3230–3247 (2021). https://doi.org/10.1002/cta.3056
Liu, Z.; Boon, C.C.: 0.092-mm2 2–12-GHz noise-cancelling low-noise amplifier with gain improvement and noise reduction. IEEE Trans. Circuits Syst. II Express Briefs 69(10), 4013–4017 (2022). https://doi.org/10.1109/TCSII.2022.3185455
Pritty; Jhamb, M.: Low power and highly reliable 8-bit carry select adder. In: Favorskaya, M.N.; Mekhilef, S.; Pandey, R.K.; Singh, N. (Eds.) Innovations in Electrical and Electronics Engineering Lecture Notes in Elect Eng. Springer, Singapore (2020)
Pritty; Kumar, M.; Zunairah, M.: Low power adder design using pseudo NMOS transistor. Int. J. Reconfig. Embed. Syst. 8(3), 162–168 (2019)
Chang, T.; Chen, J.; Rigge, L.; Lin, J.: A packaged and ESD protected inductorless 0.1–8 GHz wideband CMOS LNA. IEEE Microw. Compon. Lett. 18(6), 416–418 (2008). https://doi.org/10.1109/LMWC.2008.922677
Yu, Y.; Zhu, J.; Zong, Z.; Tang, P.; Liu, H.; Zhao, C.; Wu, Y.; Kang, K.: A 21-to-41-GHz high-gain low noise amplifier with triple-coupled technique for multiband wireless applications. IEEE Trans. Circuits Syst. II Express Briefs 68(6), 1857–1861 (2020). https://doi.org/10.1109/TCSII.2020.3047726
Lee, D.; Nguyen, C.: Dual Q/V-band SiGe BiCMOS low noise amplifiers using Q-enhanced metamaterial transmission lines. IEEE Trans. Circuits Syst. II Express Briefs 68(3), 898–902 (2020). https://doi.org/10.1109/TCSII.2020.3020575
Regulagadda, S.S.; Sahoo, B.D.; Dutta, A.; Varma, K.Y.; Rao, V.S.: A packaged noise-canceling high-gain wideband low noise amplifier. IEEE Trans. Circuits Syst. II Express Briefs 66(1), 11–15 (2018). https://doi.org/10.1109/TCSII.2018.2828781
Martinez-Perez, A.D.; Aznar, F., et al.: Design-window methodology for inductorless noise-cancelling CMOS LNAs. IEEE Access (2022). https://doi.org/10.1109/ACCESS.2022.3158356
Chen, H.H.; Cheng, W.C.; Hsieh, C.H.: Design and analysis of high-gain and compact single-input differential-output low noise amplifier for 5G applications. IEEE Microw. Wirel. Compon. Lett. (2022). https://doi.org/10.1109/LMWC.2022.3149033
Zhao, C.; Yu, Y.: A K-/Ka-band broadband low-noise amplifier based on the multiple resonant frequency technique. IEEE CAS-I: Regular papers (2022). https://doi.org/10.1109/TCSI.2022.3174292
Liu, Z.; Boon, C.C.; Xiaopeng, Y.; Li, C.; Yang, K.; Liang, Y.: A 0.061-mm² 1–11-GHz noise-canceling low-noise amplifier employing active feedforward with simultaneous current and noise reduction. IEEE Trans. Microw. Theory Tech. 69(6), 3093–3106 (2021). https://doi.org/10.1109/TMTT.2021.3061290
Hsiao, C., et al.: Improved quality-factor of 0.18-μm CMOS active inductor by a feedback resistance design. IEEE Microw. Wireless Compon. Lett. 12(12), 467–469 (2002). https://doi.org/10.1109/LMWC.2002805931
Faruqe, O., et al.: Comparative analysis and simulation of active inductors for RF applications in 90 nm CMOS. In: IEEE International Conference on Electrical Information and Communication Technology (EICT), 1–6 (2007). https://doi.org/10.1109/EICT.2017.8275233
Prameela, B.; Daniel, A.E.: A novel high Q active inductor design for wireless applications. Proc. Comput. Sci. 171, 2626–2634 (2020). https://doi.org/10.1016/j.procs.2020.04.285
Torres, J.A.; Freire, J.C.: 30 GHz SiGe active inductor with voltage controlled Q. Integration 77, 13–24 (2021). https://doi.org/10.1016/j.vlsi.2020.11.003
Rezaei, M., et al.: A low power current-reuse analog front-end for high density neural recording implants. IEEE Trans. Biomed. Circuits Syst. 21(2), 271–280 (2018). https://doi.org/10.1109/TBCAS.2018.2805278
Jung, S.J.; Hong, S.K.; Kwon, O.K.: Low-power low-noise amplifier using attenuation-adaptive noise control for ultrasound imaging systems. IEEE Trans. Biomed. Circuits Syst. 11(1), 108–116 (2016). https://doi.org/10.1109/TBCAS.2016.2552246
AD9271 Data Sheet: Octal LNA/VGA/AAF/ADC and Crosspoint Switch, Analog Device, Norwood, MA, USA. [Online]. Available: http://www.analog.com
AD9276 Data Sheet: Octal LNA/VGA/AAF/12-Bit ADC and CW I/Q Demodulator, Analog Device, Norwood, MA, USA. [Online]. Available: http://www.analog.com
Girinath, N.; Ganesh Babu, C.; Dinesh Kumar, J.R.; Karthi, S.P.: A novel low noise instrumentation amplifier for bio-medical applications. IOP Conf. Ser. Mater. Sci. Eng. 1084(1), 012068 (2021). https://doi.org/10.1088/1757-899X/1084/1/012068
Li, J.; Zeng, J.; Yuan, Y.; He, D.; Fan, J.; Tan, C.; Yu, Z.: Analysis and design of a 2–40.5 GHz low noise amplifier with multiple bandwidth expansion techniques. IEEE Access 11, 13501–13509 (2023). https://doi.org/10.1109/ACCESS.2023.3243090
Singh, S.P.; Rahkonen, T.; Leinonen, M.E.; Pärssinen, A.: Design aspects of single-ended and differential SiGe low-noise amplifiers operating above fmax/2 in Sub-THz/THz frequencies. IEEE J. Solid-State Circuits 58(9), 2478–2488 (2023). https://doi.org/10.1109/JSSC.2023.3264475
Farahani, M.M.; Mazloum, J.; Fouladian, M.: An ultra-wideband low noise amplifier with cascaded flipped-active inductor for cognitive radio applications. Integ. J. 93, 102046 (2023). https://doi.org/10.1016/j.vlsi.2023.05.010
Pritty; Jhamb, M.: Low-power LNA in analog front end for biomedical applications. Micro and Nanoelectronics Devices, Circuits and Systems. MNDCS 2023. Lecture Notes in Electrical Engineering 1067. Springer, Singapore (2024). https://doi.org/10.1007/978-981-99-4495-8_25
Gurol, E.; Ozboz, S.S.; Ozkan, T.A.; Kalyoncu, I.; Gurbuz, Y.: Highly linear low-noise amplifier with novel two-mode feedback control method. IEEE Microw. Wirel. Technol. Lett. (2024). https://doi.org/10.1109/LMWT.2023.3349114
Chang, Y.T.; Lin, W.J.: A 28-GHz low-power variable-gain low-noise amplifier using twice current reuse technique. IEEE Solid-State Circuits Letters 7, 58–61 (2024). https://doi.org/10.1109/LSSC.2024.3354037
Sharma, K.; Singh, S.; Sachdeva, A.: A low-power low-noise amplifier with high CMRR for wearable healthcare applications. AEU Int. J. Electron. Commun. 173, 154994 (2024). https://doi.org/10.1016/j.aeue.2023.154994
Baek, M.S.; Choi, H.W.; Kim, J.H.; Song, J.H.; Lee, J.E.; Son, J.T.; Kim, C.Y.: A low-power high-IP1dB low-noise amplifier using large-transistor and class-AB mode. IEEE Microw. Wirel. Technol. Lett. (2024). https://doi.org/10.1109/LMWT.2023.3348529
Khyalia, S.K.; Zele, R.H.; Chiong, C.C.; Wang, H.: 22–33-GHz Gm-boosting low-power noise-canceling LNA in 40-nm CMOS process. IEEE Trans. Microw. Theory Tech. (2024). https://doi.org/10.1109/TMTT.2024.3349605
Wang, Z.; Chen, J.; Hou, D.; Zhou, P.; Chen, Z.; Wang, L.; Xu, X.; Hong, W.: A 1–27 GHz SiGe low noise amplifier with 27 dB peak gain and 2.85 ± 1.45 dB NF. IEEE Trans. Circuits Syst. II Express Brief (2024). https://doi.org/10.1109/TCSII.2024.3350112
Acknowledgements
The authors are grateful to an Indraprastha Research Fellowship from Guru Gobind Singh Indraprastha University.
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflict of interest
The authors declare that no funds, grants were received during the preparation of this manuscript.
Appendix
Appendix
Nomenclature for different parameters across analysis sections.
I | Assumptions across Eqs. (15)–(30) and small signal equivalent circuit Fig. 3 for simplification of calculation Assumed variables are C11, C12, C21, C22, C31, C32, C1–C5, ga–gd, a–g, m, v | |
II | Nomenclature of proposed designs | |
M1–M10 | Naming for transistors in Fig. 2a of LNA | |
R1–R4 or g1–g4 | Resistance or conductance used in Eqs. (15)–(17), (21), (23), (26)–(31) and Figs. 2a, 3b of LNA | |
N1–N7, P1–P2 | NMOS and PMOS transistors across Fig. 2b of proposed AI | |
gdsx or r0x | Conductance or resistance between drain and source terminal of transistor in the Equations (2)–(7), (13)–(15), (17), (23), (29)–(31) and Fig. 3a, b | |
gmx | Trans–conductance of transistor across Eqs. (2)–(3), (5)–(6), (13)–(15), (17)– (20), (22)–(28), (31) and Fig. 3a, b | |
gmbx | Trans-conductance across the substrate terminal of the transistor in Eqs. (15) , (17)–(19) and Fig. 3b | |
Cgsx | Capacitance between gate and source terminal of transistor in Eqs. (1),(3), (5)–(8), (13), (15), (20),(29), (30) and Fig. 3a, b | |
Cgdx | Capacitance between the gate and drain terminal of transistor across Eqs. (15), (20), (22), (24)–(30) and Fig. 3a, b | |
Cdbx | Capacitance between drain and substrate terminal of transistor in Fig. 3 | |
Where x is stand for referring to transistors. The x can be N1–N7, P1–P2 for AI transistors and 1–10 numbering for M1–M10 transistors of LNA | ||
R, L and C | Equivalent Resistance, inductance, and capacitance used in Sect. 2.2 across a circuit | |
YIN (Yai), Yai1and Yai2 | Admittance for proposed AI design, AI1 and AI2 across LNA utilized in the Eqs. (10), (11) and Fig. 3a–c | |
ZAI, Zai1 and Zai2 | Impedance for proposed AI design, AI1 and AI2 across LNA in the Fig. 3 | |
Gai, gai1 and gai2 | Conductance across proposed AI circuit; AI1 and AI2 across LNA in Eqs. (9)–(12), (15)–(16), (26)–(27), (31) and Fig. 3 | |
Cai, Cp | Total Capacitance for proposed AI design and equivalent RLC circuit of AI across Eqs. (9)–(12) and Fig. 3 | |
Lai, Lp | Total Inductance for proposed AI design and equivalent RLC circuit of AI in the Eqs. (9)–(12) and Fig. 3 | |
Bai1, Bai2 | Susceptance in Eq. (15) and Fig. 3 across proposed AI1 and AI2 of LNA | |
w | Frequency in Eqs. (9)–(11), (13), (29) – (30) and Fig. 3 across the proposed design | |
NF | Noise figure in Eqs. (14), (31)–(33) across proposed designs | |
Q | Quality factor in the Eq. (13) across Proposed AI | |
QL, QC | Quality factor calculated using total capacitor and inductor across Eqs. (29)–(30) of proposed designs | |
K | Stability factor in Eq. (28) across proposed designs | |
S11, S12, S21, S22 | ||
OIP3 | Output third order-intercept point in the Sect. 4 | |
III | Voltage and current parameters | |
Vin | Input voltage used across Eqs. (16), (21), (23) and Fig. 2, 3(b) of LNA | |
Vout | ||
VDD | ||
Vb | ||
Vinai | Voltage across Impedance ZAI or admittance Yin (Yai) in Eq. (8) and Fig. 3 of AI | |
V1–V7 | Voltage at different nodes of AI utilized across the Eqs. (1)–(8) and Fig. 3a | |
Va, Vbb, Vc–Ve | Voltage at different nodes of LNA design in Eqs. (16)–(22) and Fig. 3b | |
IIN | ||
Iout | ||
Iinai | Current across Impedance ZAI or admittance Yin (Yai) in Eq. (8) and Fig. 3a of AI |
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Pritty, Jhamb, M. A Novel Active Inductor Based Low Noise Amplifier for Analog Front End of Bio-medical Applications. Arab J Sci Eng (2024). https://doi.org/10.1007/s13369-024-09082-7
Received:
Accepted:
Published:
DOI: https://doi.org/10.1007/s13369-024-09082-7