Abstract
In this paper, we have discussed universal logic gates, NAND and NOR logic using the circuit model of three-state quantum dot gate field effect transistor. Quantum dot gate field effect transistors produce one intermediate state between the normal two stable, on and off states due to a change in the threshold voltage over this range. The authors have developed a simplified circuit model that accounts for this intermediate state. Interesting logic can be implemented using quantum dot gate field effect transistors. In this work, designs of various quantum dot gate field effect transistor based two-input ternary logic operations like NAND and NOR and their application in implementing other ternary logic circuits, have been discussed. Increased number of states in three state quantum dot gate field effect transistor increases the number of bit handling capability of this device and helps us to handle more bits at a time with less circuit elements.
Similar content being viewed by others
References
G E Moore Electronics 38 114 (1965)
G E Moore IEEE Int. Solid-State Circuits Conf. 1 20 (2003)
E J Nowak IBM J. Res. Dev. 46 169 (2002)
R Huang et al. Sci China Ser. F Inf. Sci. 52 9 (2009)
S Thompson et al. IEDM Tech. Dig. 2002 61 (2002)
K Mistry et al. IEDM Tech. Dig. 2007 247 (2007)
P Bai et al. IEDM Tech. Dig. 2004 657 (2004)
V B Verma, U Reddy, N L Dias, K P Bassett, X Li and J J Coleman IEEE J. Quant. Electron. 12 1827 (2010)
Z Tan J. Appl. Phys. 105 034312 (2009)
D Bimberg et al. Thin Solid Films 267 32 (1995)
G Mandal and T Ganguly Indian J. Phys. 85 1229 (2011)
M Tshipa (2012) Indian J. Phys. 86 807 (2012)
S Sarangi, P K Panda, S K Sahu and L Maharana Indian J. Phys. 84 431 (2010)
P W Li Appl. Phys. Lett. 85 1532 (2004)
S Rips and M J Hartmann Phys. Rev. Letts. 110 120503 (2013)
Z Chen et. al J. Mater. Chem. A, 2 7004 (2014)
L Sun Nature Nanotechnol. 7 369 (2004)
A E Zhukov and A R Kovsh Quantum Electron. 38 409 (2008)
F C Jain et al. J. Electron. Mater. 38 1574 (2009)
S Karmakar, M Gogna and F C Jain Electron. Lett. 48 1556 (2012)
E Suarez et al. J. Electron. Mater. 39 903 (2010)
J A Chandy and F C Jain Int. Symp. Multiple Valued Logic 38 186 (2008)
S Karmakar, J A Chandy and F C Jain IEEE Trans. Very Large Scale Integr. Syst. 21 793 (2013)
F Papadimitrakopoulos, T Phely-Bobin and P Wisniecki Chem. Mater. 11 522 (1999)
T Phely-Bobin, D Chattopadhyay and F Papadimitrakopoulos Chem. Mater. 14 1030 (2002)
F Jain and F Papadimitrakopoulos US Patent 7, 368–370 (2008)
E Hasaneen, E Heller, R Bansal, and F Jain Solid State Electron. 48 2055 (2004)
S Karmakar, E Suarez and F Jain J. Electron. Maters. 40 1749 (2011)
S Karmakar, J A Chandy, M Gogna, and F C Jain J. Electron. Maters 41 2663 (2012)
S Karmakar, J A Chandy and F C Jain Internat. J. High Speed Electron. Syst. 20 653 (2011)
S Chuang and N Holonyak Appl. Phys. Lett. 80 1270 (2002)
S C Kleene J. Symbolic Logic 3 150 (1938)
Y B Kim Trans. Elect. Electr. Maters. 12 175 (2011)
Acknowledgments
Discussions with Dr. John A. Chandy, Dept. of Electrical and Computer Engineering, University of Connecticut, CT and Dr. Evan Heller, Synopsis Inc, Ossining, New York are greatly acknowledged.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Karmakar, S., Jain, F.C. Ternary universal logic gates using quantum dot gate field effect transistors. Indian J Phys 88, 1275–1283 (2014). https://doi.org/10.1007/s12648-014-0583-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12648-014-0583-6
Keywords
- Metal oxide semiconductor field effect transistor
- Very Large Scale Integration
- Quantum dots devices
- Nanodots