Skip to main content
SpringerLink
Log in

Performance Enhancement of GAA Multi-Gate Nanowire with Asymmetric Hetero-Dielectric Oxide

  • Original Paper
  • Published:
Silicon Aims and scope Submit manuscript

Abstract

In this paper, a Multi-gate asymmetric hetero-dielectric oxide gate all around nanowire MOSFET device (MG-AHD–GAA-NW) is proposed for the low power standby, memory and sensor applications. The architecture of the proposed device is supported by segmented multiple gate with asymmetric hetero-dielectric oxide high-K(HfO2/TiO2) on the source side and SiO2 on drain side. Firstly, the effect of silicon thickness on conventional single gate cylindrical GAA MOSFET is studied. On reducing the thickness of silicon, a decrease in OFF current is observed. Further, to achieve best performance of the device at reduced silicon thickness(tSi = 5 nm) with quantum confinement effects, the proposed device is introduced. It is observed that at reduced silicon thickness (tSi = 5 nm), a low leakage current of 10−14A and ON current of 10−5A is obtained. The comparison of MG-AHD–GAA-NW with conventional single gate cylindrical GAA at tSi = 5 nm shows decrease in OFF current and increase in ON/OFF current ratio by 67.4% and 230% in MG-AHD–GAA-NW at same silicon thickness respectively. The proposed model is analysed by the various performance metrics such as transconductance(gm), and device efficiency(gm/ID).The proposed device exhibits lower DIBL of 16.7 mV/V, improved subthreshold slope of 62.28 mV/decade, higher ON/OFF current ratio of 8.87 × 108, higher transconductance and optimal threshold voltage. The effect of traps in semiconductor/gate oxide interface on device performance is also studied. Finally, to achieve the best performance of the device at circuit level implementation, the results of PMOS are matched with NMOS using work function engineering and thus V-shaped curve is obtained for both type of MOSFET followed by CMOS inverter as an application is also presented using the proposed device structure.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Moore GE (1975) Progress in digital integrated electronics”, International Electron Devices

  2. Committee IR (2007) International technology roadmap for semiconductors

  3. Colinge JP (2004) Multiple-gate SOI MOSFETs. Solid State Electron 48(6):897–905

    Article  CAS  Google Scholar 

  4. El Hamid HA, Iniguez B, Guitart JR (2007) Analytical model of the threshold voltage and sub-threshold swing of undoped cylindrical gate-all-around-based MOSFETs. IEEE Trans Elec Dev 54(3):572–579

  5. Hiroshi I, Kenji N (2011) “Si nanowire FET and its modeling”, science China press and springer-Verlag. Berlin Heidelberg 54(5):1004–1011

    Google Scholar 

  6. Agarwal, T. K., O. Badami, S. Ganguly, S. Mahapatra, and D. Saha (2013) Design optimization of gate-all-around vertical nanowire transistors for future memory applications. IEEE Int Conference Electron Devices Solid-state Circuits:1–2

  7. Pradhan KP, Kumar MR, Mohapatra SK, Sahu PK (2015) Analytical modeling of threshold voltage for cylindrical gate all around (CGAA) MOSFET using center potential. Ain Shams Engr J 6(4):1171–1177

  8. Gautam R, Saxena M, Gupta RS, Gupta M (2013) Gate all around MOSFET with vacuum gate dielectric for improved hot carrier reliability and RF performance. IEEE Trans Electron Dev 60(6):1820–1827

    Article  CAS  Google Scholar 

  9. Rahou FZ, Guen Bouazza A, Bouazza B (2016) Performance improvement of pi-gate SOI MOSFET transistor using high-k dielectric with metal gate. IETE J Res 62(3):331–338

    Article  Google Scholar 

  10. Narula V, Agarwal M (2019) Enhanced Performance of Double Gate Junctionless Field Effect Transistor By Employing Rectangular Core-Shell Architecture. Semiconductor Sci Technol 34:105014

    Article  CAS  Google Scholar 

  11. Zhang JW, He G, Zhou L, Chen HS, Chen XS, Chen XF, Deng B, Lv JG, Sun ZQ (2014) Microstructure optimization and optical and interfacial properties modulation of sputtering-derived HfO2 thin films by TiO2 incorporation. J Alloys Compounds 611:253–259

    Article  CAS  Google Scholar 

  12. Pal A, Sarkar A (2014) Analytical study of dual material surrounding gate MOSFET to suppress short channel effects (SCEs). Eng Sci Technol 17:205–212

    Google Scholar 

  13. Dubey S, Santra A, Saramekala G, Kumar M, Tiwari PK (2013) An analytical threshold voltage model for triple-material cylindrical gate-all-around (TM-CGAA) MOSFETs. IEEE Trans Nanotechnol 12(5):766–774

    Article  CAS  Google Scholar 

  14. Kaur A, Rajesh M, Amit S (2019) Hetero-dielectric oxide engineering on dopingless gate all around nanowire MOSFET with Schottky contact source/drain. Int J Electronics Commun (AEU) 111:152–888

    Article  Google Scholar 

  15. Rewari S, Nath V, Subhasis H, Deswal SS, Gupta RS (2017) Gate-induced drain leakage reduction in cylindrical dual-metal hetero-dielectric gate all around MOSFET. IEEE Trans Electron Devices 65(1):3–10

    Google Scholar 

  16. Indlekofer KM, Németh R, Knoch J (2007) Spatially resolved THz response as a characterization concept for nanowire FETs. arXiv preprint arXiv 0706:1417

    Google Scholar 

  17. Sze SM, Ng Kwok K (2007) Physics of semiconductor devices. 3rd ed. a John Wiley & Sons Inc Publications, New Jersey, pp 247–328

    Google Scholar 

  18. Visual TCAD 2008 Semiconductor Device Simulator, Version 1.7.2 User’s Guide

  19. Chen F, Bin X, Hella C, Shi X, Gladfelter WL, Campbell SA (2004) A study of mixtures of HfO2 and TiO2 as high-k gate dilectrics. Microelectron Eng 72:263–266

    Article  CAS  Google Scholar 

  20. Ritu Y, Kiran A, Rathee DS (2017) Analysis of threshold voltage for vertical silicon Nano tube field-effect transistors (Si V-NTFETs). I J C T A 10(9):123–128

    Google Scholar 

  21. Lee Y, Park GH, Choi B, Yoon J, Kim HJ, Kim DH, Choi SJ (2020) Design study of the gate-all-around silicon nanosheet MOSFETs. Semiconduct Sci Technol 35(3):03LT01

    Article  CAS  Google Scholar 

  22. Sun Y, Tang Y, Li X, Shi Y, Wang T, Xu J, Liu Z (2020) Analysis of gate-induced drain leakage in gate-all-around nanowire transistors. J Comput Electron 19(4):1463–1470

  23. Karbalaei M, Dideban D, Heidari H (2020) Impact of high-k gate dielectric with different angles of coverage on the electrical characteristics of gate-all-around field effect transistor: a simulation study. Results in Physics 16:102823

    Article  Google Scholar 

  24. Rewari S, Nath V, Subhasis H, Deswal SS, Gupta RS (2017) Gate-induced drain leakage reduction in cylindrical dual-metal hetero-dielectric gate all around MOSFET. IEEE Trans Elec 65(1):3–10

Download references

Acknowledgements

Author would like to thank cadre design systems for software support. Also, we would like to thank the university for providing the simulation software.

Availability of Data and Material

Not applicable.

Funding

No Funding was received for conducting the study.

Author information

Authors and Affiliations

  1. I.K. Gujaral Punjab TechnicalUniversity, Jalandhar, Punjab, India

    Ritu Yadav & Kiran Ahuja

  2. ADMA University of Science & Technology, Adma, Ethiopia

    Davinder S. Rathee

Authors
  1. Ritu Yadav
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kiran Ahuja
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Davinder S. Rathee
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

All authors contributed to study the design of the device. The manuscript preparation were performed by Ritu Yadav. All authors have read the manuscript and given appropriate comments. All authors have approved the manuscript.

Corresponding author

Correspondence to Ritu Yadav.

Ethics declarations

Consent for Publication

The Authors give their consent for the publication of the data in the journal.

Conflict of Interest

The Author declares that there is no conflict of interest.

Code Availablity

Not applicable.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Yadav, R., Ahuja, K. & Rathee, D.S. Performance Enhancement of GAA Multi-Gate Nanowire with Asymmetric Hetero-Dielectric Oxide. Silicon 14, 1935–1946 (2022). https://doi.org/10.1007/s12633-021-00964-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-021-00964-1

Keywords

Search

Navigation