Skip to main content
SpringerLink
Log in

An efficient implementation of reconfigurable interpolation root-raised cosine FIR filter for software-defined radio application

  • Published:
Sādhanā Aims and scope Submit manuscript

Abstract

This brief presents an efficient binary common subexpression elimination (BCSE)-based approach for designing reconfigurable interpolation root-raised cosine (RRC) finite-impulse-response (FIR) filter, whose coefficients change during runtime for multistandard wireless communication system called software-defined radio (SDR). Reconfiguration can be done conveniently by storing the coded coefficients in the lookup tables (LUTs), and loading the required coefficient set over the interpolation filter. In the proposed method based on 4-bit BCSE algorithm, first the number of binary common subexpressions (BCSs) formed in the coefficients is reduced. Hence, multiplexers, shifters, and adders in the multiplier structure are reduced, which results in the improvement of operating frequency. The number of addition operations is further reduced using programmable adders and an efficient polyphase interpolation structure is implemented to reduce the hardware cost. The proposed design has 49.5% less area-delay product and 28.6% improved frequency of operation when compared to a 2-bit BCSE-based technique reported earlier when implemented on Xilinx field-programmable gate array (FPGA) device XC2VP4FF672-6. Similarly, the proposed design supports 93.14 MHz operating frequency, which is 59.2% and 74.2% greater when compared to 2-bit BCSE- and 3-bit BCSE-based approach when implemented on XC2V3000FF1152-4. The proposed structure also shows improved performance in terms of speed and area when compared to distributed arithmetic (DA)-based and multiply-accumulate (MAC)-based approaches.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7

Similar content being viewed by others

References

  1. Joe Mitola 1995 The software radio architecture. IEEE Commun. Mag. 33(5): 26–38

    Article  Google Scholar 

  2. Francois Rivet, Yann Deval, Jean-Baptiste Begueret, Dominique Dallet, Philippe Cathelin and Didier Belot 2008 A disruptive receiver architecture dedicated to software-defined radio. IEEE Trans. Circuits Syst-II: Exp. Briefs 55(4): 344–348

    Article  Google Scholar 

  3. Asad A Abidi 2007 The path to the software-defined radio receiver. IEEE J. Solid-State Circuits 42(5): 954–966

    Article  Google Scholar 

  4. Cristina de la Morena-Álvarez-Palencia, David Rodríguez-Aparicio and Mateo Burgos-García 2010 Software-defined radio technologies for emergency and professional communications. IEEE International Carnahan Conference on Security Technology, San Jose, CA, 357–363

  5. Martin P, Praveen R, Min L, Antoine D, Liesbet Van der P and Francky C 2010 Future software-defined radio platforms and mapping flows. IEEE Signal Process. Mag. 27(2): 22–33

    Article  Google Scholar 

  6. Sabbir A Osmany, Frank Herzel and J Christoph Schett 2010 An integrated 0.6–4.6 GHz, 5–7 GHz, 10–14 GHz, and 20–28 GHz frequency synthesizer for software-defined radio applications. IEEE J. Solid-State Circuits 45(9): 1657–1668

  7. Tore Ulversoy 2010 Software defined radio: Challenges and opportunities. IEEE Commun. Surveys Tutorials 12(4): 531–550

    Article  Google Scholar 

  8. Walter H W Tuttlebee 1999 Software-defined radio: Facets of a developing technology. IEEE Personal Commun. 6(2): 38–44

    Article  Google Scholar 

  9. Rahul K, Joshi R C and Kota Solomon Raju 2009 A FPGA partial reconfiguration design approach for RASIP SDR. IEEE India Conference

  10. Wang L and Wu F-Y 2009 Dynamic partial reconfiguration in FPGAs. IEEE Third International Symposium on Intelligent Information Technology Application. 445–448

  11. Chandran J, Kaluri R, Singh J, Owall V and Velijanovski R 2004 Xilinx Virtex II Pro implementation of a reconfigurable UMTS digital channel filter. In: Proceedings of IEEE Workshop Electronic Design, Test, and Application 77–82

  12. Chen K -H and Chieueh T -D 2006 A low-power digit-based reconfigurable FIR filter. IEEE Trans. Circuits Syst. II, Exp. Briefs 53(8): 617–621

  13. Sheikh F, Miller M, Richards B, Markovic D and Nikolic B 2010 A 1–190 MSample/s 8–64 tap energy-efficient reconfigurable FIR filter for multi-mode wireless communication. In: Proceedings of IEEE Symposium on VLSI Circuits 207–208

  14. Lee S -J, Choi J -W, Kim S W and Park J 2011 A reconfigurable FIR filter architecture to trade off filter performance for dynamic power consumption. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(12): 2221–2228

  15. Hsiao S -F, Zhang Jian J -H and Chen M –C 2013 Low-cost FIR filter designs based on faithfully rounded truncated multiple constant multiplication/accumulation. IEEE Trans. Circuits Syst. II, Exp. Brief 60(5): 287–291

  16. Mahesh R and Vinod A P 2010 New reconfigurable architectures for implementing FIR filters with low complexity. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 29(2): 275–288

  17. Sagadevan K, Babu V and Arivumani Samson S 2012 Novel reconfigurable architecture with low complexity FIR filter. In: Proceedings of IEEE International Conference on PRIME 145–151

  18. Sandhiya V, Karthick S and Valarmathy M 2014 A survey of new reconfigurable architectures for implementing FIR filters with low complexity. In: Proceedings of IEEE International Conference on Computer Communication and Informatics: 1–9

  19. Indranil Hatai, Indrajit Chakrabarti and Swapna Banerjee 2015 An efficient VLSI architecture of a reconfigurable pulse-shaping FIR interpolation filter for multistandard DUC. IEEE Trans. VLSI Syst. 23(6): 1150–1154

    Article  Google Scholar 

  20. Meher P K, Chandrasekaran S and Amira A 2008 FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic. IEEE Trans. Signal Process. 56(7): 3009–3017

    Article  MathSciNet  Google Scholar 

  21. Park S Y and Kumar Meher P 2014 Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II, Exp. Briefs 61(7): 511–515

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Valliammai Engineering College, Anna University, Chennai, 603 203, India

    S C Prasanna

  2. MIT Campus, Anna University, Chennai, 600 044, India

    S P Joy Vasantha Rani

Authors
  1. S C Prasanna
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S P Joy Vasantha Rani
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to S C Prasanna.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Prasanna, S.C., Joy Vasantha Rani, S.P. An efficient implementation of reconfigurable interpolation root-raised cosine FIR filter for software-defined radio application. Sādhanā 41, 1189–1201 (2016). https://doi.org/10.1007/s12046-016-0551-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12046-016-0551-2

Keywords

Search

Navigation