Skip to main content
SpringerLink
Log in

Optimized reversible arithmetic logic units

  • Published:
Journal of Electronics (China)

Abstract

Arithmetic Logic Unit (ALU) as one of the main parts of any computing hardware plays an important role in digital computers. In quantum computers which can be realized by reversible logics and circuits, reversible ALUs should be designed. In this paper, we proposed three different designs for reversible 1-bit ALUs using our proposed 3×3 and 4×4 reversible gates called MEB3 and MEB4 (Moallem Ehsanpour Bolhasani) gates, respectively. The first proposed reversible ALU consists of six logical operations. The second proposed ALU consists of eight operations, two arithmetic, and six logical operations. And finally, the third proposed ALU consists of sixteen operations, four arithmetic operations, and twelve logical operations. Our proposed ALUs can be used to construct efficient quantum computers in nanotechnology, because the proposed designs are better than the existing designs in terms of quantum cost, constant input, reversible gates used, hardware complexity, and functions generated.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. R. Landauer. Irreversibility and heat generation in the computing process. IBM Journal Research and Development, 5(1961)3, 183–191.

    Article  MathSciNet  MATH  Google Scholar 

  2. C. H. Bennet. Logical reversibility of computation. IBM Journal of Research and Development, 17(1973)6, 525–532.

    Article  Google Scholar 

  3. D. P. Vasudevan, P. K. Lala, and J. P. Parkerson. Online testable reversible logic circuit design using NAND blocks. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Cannes, France, October 10–13, 2004, 324–331.

  4. B. Parhami. Fault-tolerant reversible circuits. Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, USA, October 29–November. 1, 2006, 1726–1729.

  5. A. Peres. Reversible logic and quantum computers. Physical Review A, 32(1985)6, 3266–3276.

    Article  MathSciNet  Google Scholar 

  6. R. P. Feynman. Quantum mechanical computers. Optics News, 11(1985)2, 11–20.

    Article  Google Scholar 

  7. T. Toffoli. Reversible computing. Lecture Notes in Computer Science, LNCS85(1980), 632–644.

    Article  MathSciNet  Google Scholar 

  8. E. Fredkin and T. Toffoli. Conservative logic. International Journal of Theoretical Physics, 21(1982) (3–4), 219–253.

    Article  MathSciNet  MATH  Google Scholar 

  9. M. Haghparast, S. Jafarali Jassbi, K. Navi, and O. Hashemipour. Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Applied Sciences Journal, 3(2008)6, 974–978.

    Google Scholar 

  10. M. Morrison, M. Lewandowski, and N. Ranganathan. Design of a tree-based comparator and memory unit based on a novel reversible logic structure. IEEE Computer Society Annual Symposium on VLSI, Amherst, MA, USA, August 19–21, 2012, 231–236.

  11. A. N. Nagamani, H. V. Jayashree, and H. R. Bhagyalakshmi. Novel low power comparator design using reversible logic gates. Indian Journal of Computer Science and Engineering, 2(2011)4, 566–574.

    Google Scholar 

  12. H. R. Bhagyalakshmi and M. K. Venkatesha. An improved design of a multiplier using reversible logic gates. International Journal of Engineering Science and Technology, 2(2010)8, 3838–3845.

    Google Scholar 

  13. M. Morrison and N. Ranganathan. Design of a reversible ALU based on novel programmable reversible logic gate structures. IEEE Computer Society Annual Symposium on VLSI, Chennai, India, July 4–6, 2011, 126–131.

  14. Y. Syamala and A. V. N. Tilak. Reversible arithmetic logic unit. International Conference on Electronics Computer Technology, Kanyakumari, India, April 8–10, 2011, 207–211.

  15. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. Elementary gates for quantum computation. Physical Review A, 52(1995)5, 3457–3467.

    Article  Google Scholar 

  16. M. Haghparast and K. Navi. A novel reversible FA circuit for nanotechnology based systems. Journal of Applied Science, 7(2007)24, 3995–4000.

    Article  Google Scholar 

  17. M. S. Islam, M. M. Rahman, Z. Begum, and M. Z. Hafiz. Low cost quantum realization of reversible multiplier circuit. Information Technology Journal, 8(2009)2, 208–213.

    Article  Google Scholar 

  18. P. Moallem and M. Ehsanpour. A novel design of reversible multiplier circuit. International Journal of Engineering, 26(2013)6, 577–586.

    Google Scholar 

  19. M. Haghparast, M. Mohammadi, K. Navi, and M. Eshghi. Optimized reversible multiplier circuit. Journal of Circuits, Systems and Computers, 18(2009) 2, 311–323.

    Article  Google Scholar 

  20. M. Morrison, M. Lewandowski, R. Meana, and N. Ranganathan. Design of a novel reversible ALU using an enhanced carry look ahead adder. IEEE International Conference on Nanotechnology, Portland, OR, USA, August 15–18, 2011, 1436–1440.

  21. A. Dixit and V. Kapsej. Arithmetic and logic unit (ALU) design using reversible control unit. International Journal of Engineering and Innovative Technology, 1(2012)6, 55–60.

    Google Scholar 

  22. Zh. Guan, W. Li, W. Ding, Y. Hang, and L. Ni. An arithmetic logic unit design based on reversible logic gates. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, Victoria, BC, Canada, August 23–26, 2011, 925–931.

  23. M. Shams, M. Haghparast, and K. Navi. Novel reversible multiplier circuit in nanotechnology. World Applied Science Journal, 3(2008)5, 806–810.

    Google Scholar 

  24. H. Thapliyal and M. B. Srinivas. Novel reversible multiplier architecture using reversible TSG gate. IEEE International Conference on Computer Systems and Applications, Sharjah, United Arab Emirates, March 8–11, 2006, 100–103.

  25. J. Smolin and D. Divincenzo. Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Physical Review A, 53(1996)4, 2855–2856.

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, University of Isfahan, Isfahan, Iran

    Payman Moallem

  2. Department of Computer, Falavarjan Branch, Islamic Azad University, Falavarjan, Iran

    Maryam Ehsanpour

  3. Department of Computer, Arak Branch, Islamic Azad University, Arak, Iran

    Ali Bolhasani

  4. Department of Computer, Faculty of Engineering, Polytechnic University of Turin, Turin, Italy

    Mehrdad Montazeri

Authors
  1. Payman Moallem
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Maryam Ehsanpour
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Ali Bolhasani
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Mehrdad Montazeri
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Payman Moallem.

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Moallem, P., Ehsanpour, M., Bolhasani, A. et al. Optimized reversible arithmetic logic units. J. Electron.(China) 31, 394–405 (2014). https://doi.org/10.1007/s11767-014-4081-y

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11767-014-4081-y

Key words

CLC index

Search

Navigation