Abstract
A solution is imperatively expected to meet the efficient contention resolution schemes for managing simultaneous access requests to the communication resources on the Network on Chip (NoC). Based on the ideas of conflict-free transmission, priority-based service, and dynamic self-adaptation to loading, this paper presents a novel scheduling algorithm for Medium Access Control (MAC) in NoC with the researches of the communication structure features of 2D mesh. The algorithm gives priority to guarantee the Quality of Service (QoS) for local input port as well as dynamic adjustment of the performance of the other ports along with input load change. The theoretical model of this algorithm is established with Markov chain and probability generating function. Mathematical analysis is made on the mean queue length and the mean inquiry cyclic time of the system. Simulated experiments are conducted to test the accuracy of the model. It turns out that the findings from theoretical analysis correspond well with those from simulated experiments. Further more, the analytical findings of the system performance demonstrate that the algorithm enables effectively strengthen the fairness and stability of data transmissions in NoC.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Shashi Kumar, Axel Jantsch, Juha-Pekka Soininen, et al. A network on chip architecture and design methodology. Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSL’02), Pittsburgh, USA, April 25, 2002, 105–112.
Sudeep Pasricha and Nikil Dutt. On-Chip Communication Architectures: System on Chip Interconnect (System on Silicon). Burlington, USA, Morgan Kaufmann, 2008, 185–186.
W. Wolf. The future of multiprocessor systems on chips. Proceedings of the 41st Design Automation Conference, San Diego, USA, 2004, 681–685.
A. A. Jerrya and W. Wolf. Multiprocessor Sytem on Chip. San Francisco, USA, Morgan Kaufmann, 2005, 46–49.
L Benini, D Bertozzi, A Bogliolo, et al. MPARM: Exploring the multiprocessor SoC design space with System C. Journal of VLSI Signal Processing, 41 (2005)2, 169–182.
Ahmed A. Jerraya. A long term trends for embedded system design. Proceeding of EUROMICRO Systems on Digital System Design (DSD’04), Rennes, France, 2004, 20–26.
T. Ye, G. De Micheli, and L. Benini. Packetized onchip interconnect communication analysis for MPSoC. Design, Automation and Test in Europe Conference and Exhibition, Munich, Germany, March 2003, 344–349.
Sudeep Pasricha and Nikil Dutt. On-Chip Communication Architectures: System on Chip Interconnect (System on Silicon). Burlington, USA, Morgan Kaufmann, 2008, 439–471.
F. Poletti, D. Bertozzi, and F. Benini. Performance analysis of arbitration policies for SoC communication architectures. Journal of Design Automation for Embedded Systems, 8(2003)2, 189–210.
Zhao Hongzhi. Study of the impact of switch service performance on 2D mesh network on chip and its improved topology. Acta Electronica Sinica, 37(2009)2, 294–299 (in Chinese). 赵宏智. 2D Mesh 片上网络中交换机服务性能影响的研究及其拓扑改进. 电子学报, 37(2009)2, 294–299.
Andrew Lines. Asynchronous interconnect for synchronous SoC designs. IEEE Micro, Los Alamitos, USA, 24(2004)1, 32–41.
H. Takagi. Analysis of Polling Systems. Cambridge, USA, The MIT Press, 1986, 50–78.
Zhao Dongfeng and Zheng Sumin. Message waiting time analysis for a polling system with gated service. Journal of China Institute of Communications, 15(1994)2, 18–23 (in Chinese). 赵东风, 郑苏民. 周期查询式门限服务排队系统中信息分组的延迟分析. 通信学报, 15(1994)2, 18–23.
Zhao Dongfeng and Zheng Sumin. Analysis of a polling model with exhaustive service. Acta Electronica Sinica, 22(1994)5, 102–107 (in Chinese). 赵东风, 郑苏民. 查询式完全服务排队模型分析. 电子学报, 22(1994)5, 102–107.
M. A. A. Boon, I. J. B. F. Adan, and O. J. Boxma. A polling model with multiple priority levels. Performance Evaluation, 67(2010)6, 468–484.
Zhi Wang, Haibin Yu, Yeqiong Song, and Youxian Sun. Characteristics of mean period of M1+M2/G/1 polling system under mixed service. Journal of China Institute of Communications, 23(2002)7, 8–18 (in Chinese). 王智, 于海斌, 宋叶琼, 孙优贤. 混合服务方式下的M1+M2/G/1轮询系统的平均运行周期. 通信学报, 23(2002)7, 8–18.
D. Kim, M. Kim, and G. E. Sobelman. CDMA-based network-on-chip architecture. Proceedings of Circuits and Systems, Minnesota, USA, University of Minnesota, 2004, 137–140.
Author information
Authors and Affiliations
Corresponding author
Additional information
Supported by the National Natural Science Foundation of China (No. 61072079).
Communication author: Bao Liyong, born in 1975, male, Ph.D., Associate Professor.
About this article
Cite this article
Bao, L., Zhao, D. & Zhao, Y. A priority-based polling scheduling algorithm for arbitration policy in Network on Chip. J. Electron.(China) 29, 120–127 (2012). https://doi.org/10.1007/s11767-012-0719-9
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11767-012-0719-9