Abstract
This paper presents an indium gallium arsenide (InGaAs) quantum dot gate field-effect transistor (QDG-FET) that exhibits an intermediate “i” state in addition to the conventional ON and OFF states. The QDG-FET utilized a II–VI gate insulator stack consisting of lattice-matched ZnSe/ZnS/ZnMgS/ZnS/ZnSe for its high-κ and wide-bandgap properties. Germanium oxide (GeO x )-cladded germanium quantum dots were self-assembled over the gate insulator stack, and they allow for the three-state behavior of the device. Electrical characteristics of the fabricated device are also presented.
Similar content being viewed by others
References
G.E. Moore, Proc. IEEE 86, 82 (1998).
B.P. Wong, A. Mittal, Y. Cao, and G. Starr, Nano-CMOS Circuit and Physical Design (Hoboken: Wiley, 1998).
N.S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J.S. Hu, M.J. Irwin, M. Kandemir, and V. Narayanan, Computer 36, 68 (2003).
A. Agarwal, C.H. Kim, S. Mukhopadhyay, and K. Roy, Proceedings of the 41st annual Design Automation Conference (New York, NY: ACM, 2004).
A. Agarwal, S. Mukhopadhyay, A. Raychowdhury, K. Roy, and C.H. Kim, IEEE Micro 26, 68 (2006).
K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, Proc. IEEE 91, 305 (2003).
Y. Taur and T.H. Ning, Fundamentals of VLSI Devices (Cambridge: Cambridge University Press, 1998).
S. Krishnan, S.V. Garimella, G.M. Chrysler, and R.V. Mahajan, IEEE Trans. Adv. Packag 30, 462 (2007).
S. Borkar, IEEE Micro 19, 23 (1999).
V.V. Zhirnow, R.K. Calvin III, J.A. Hutchby, and G.I. Bourianoff, Proc. IEEE 91, 1934 (2003).
P.-Y. Chan, M. Gogna, E. Suarez, S. Karmakar, F. Al-Amoody, B.I. Miller, and F.C. Jain, J. Electron. Mater. 40, 1685 (2011).
S. Karmakar, E. Suarez, and F.C. Jain, J. Electron. Mater. 40, 1749 (2011).
F.C. Jain, E. Suarez, M. Gogna, F. Al-Amoody, D. Butkiewicus, R. Hohner, T. Liaskas, S. Karmakar, P.-Y. Chan, B. Miller, J. Chandy, and E. Heller, J. Electron. Mater. 38, 1574 (2009).
M. Gogna, E. Suarez, P.-Y. Chan, F. Al-Amoody, S. Karmakar, and F.C. Jain, J. Electron. Mater. 40, 1769 (2011).
S. Tiwari, F. Rana, K. Chan, H, Hanafi, W. Chan, and D. Buchanan, IEDM, 521 (1995).
R. Velampati and F.C. Jain, NSTI Nanotech, Santa Clara, CA, May 20–24 (2007).
R. Velampati, Quantum Dot Nonvolatile Memory: Modeling and Fabrication (PhD thesis, University of Connecticut, 2007).
E. Suarez, M. Gogna, F. Al-Amoody, S. Karmakar, J. Ayers, E. Heller, and F. Jain, J. Electron. Mater. 3, 903 (2010).
F.C. Jain, B.I. Miller, E. Suarez, P.-Y. Chan, S. Karmakar, F. Al-Amoody, M. Gogna, J. Chandy, and E. Heller, J. Electron. Mater. 40, 1717 (2011).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Chan, PY., Suarez, E., Gogna, M. et al. Indium Gallium Arsenide Quantum Dot Gate Field-Effect Transistor Using II–VI Tunnel Insulators Showing Three-State Behavior. J. Electron. Mater. 41, 2810–2815 (2012). https://doi.org/10.1007/s11664-012-2176-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11664-012-2176-5