Skip to main content
SpringerLink
Log in

Effect of via etching process and postclean treatment on via electrical performance

  • Special Issue Paper
  • Published:
Journal of Electronic Materials Aims and scope Submit manuscript

Abstract

The effects of the via etching process as well as the postclean treatment (PCT) on the electrical performance of vias were studied. Stress-migration (SM) tests were carried out to investigate the effect of temperature. Both the thermal and electrical factors were assessed in the wafer-level conventional electromigration (EM) tests. Our results showed that the removal of the TiN antireflection coating (ARC) layer during via etch results in lower initial via resistance, higher resistance to SM, and longer EM lifetime. On the other hand, with additional PCT, the initial via resistance and SM resistance became worse. The CxFy residues1 induced by the PCT step remain at the bottom of the via and degrade the interface properties. However, the EM lifetime seems to be unaffected by these residues. The better EM performance might be related to the removal of the TiOxNy layer by the PCT step.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. C.N. Ho, G. Higelin, C.H. Low, A. See, L. Chan, and D.H.C. Chua (Paper presented at 196th Joint International Meeting of the Electrochemical Society, 1999).

  2. F. Fracassi, R. d'Agostino, R. Lamendola, and I. Mangieri, J. Vac. Sci. Technol. A 13(2)., 1995, pp. 335–342.

    Article  CAS  Google Scholar 

  3. C.A. Martin and J.W. McPherson, VMIC Conf. (1989), pp. 168–175.

  4. J.R. Lloyd, Mater. Res. Soc. Symp. Proc. 391, 231 (1995).

    CAS  Google Scholar 

  5. L.M. Ting, G. Dixit, M. Jain, K.A. Littau, H. Tran, M. Chang, and A. Sinha, Mater. Res. Soc. Symp. Proc. 391, 453 (1995).

    Google Scholar 

  6. L. J. Belliott, T. Spooner, J.H. Rose, and R. Shuman, Mater. Res. Soc. Symp. Proc. 391, 459 (1995).

    Google Scholar 

  7. C.D. Graas, H.A. Le, J.W. McPherson, and R.H. Havemann, IEEE-Int. Symp. on Reliability Physics (IRPS) (1994), pp. 173–177.

  8. Y.H. Lee, K. Wu, N. Mickie, I.J. Ma, and S. Hui, Via Delamination—A Novel Electromigration Failure Mechanism (IEEE/IRPS, 1997), pp. 206–210.

  9. http://www.dupont.com/cgi-bin/corp/proddbx.cgi

  10. C.D. Graas, H.A. Le, and T.A. Rost, Correlations between Initial Via Resistance and Reliability Performance (IEEE/IRPS, 1997), pp. 44–48.

  11. Low Wye Boon (EEE Master's thesis, Nanyang Technological University, 2000).

  12. M. Small, D. Crook, E. Nikkel, and D. Buck, Analysis of Stress-Driven Delamination in Contact Vias (SPIE, 1995), vol. 2874, pp. 248–259.

    Google Scholar 

  13. Y. Inoue, S. Tanimoto, K. Tsujimura, T. Yamashita, Y. Ibara, Y. Yamashita, and K. Yoneda, J. Electrochem. Soc. 141, 1056 (1994).

    Article  CAS  Google Scholar 

  14. J.A. Walls, IEEE Electron Dev. Lett. 16 430 (1995).

    Article  CAS  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Materials Engineering, Nanyang Technological University, Nanyang Avenue, 639798, Singapore

    Chiew Nyuk Ho & Higelin Gerald

  2. School of Electrical and Electronic, Engineering, Nanyang Technological University, Singapore

    Yeow Kheng Lim, Wang Ling Goh & Man Siu Tse

  3. Technological Development, Chartered Semiconductor Manufacturing Pvt Ltd., 60, Woodlands Industrial Park D, St. 2, 738406, Singapore

    Alex See

Authors
  1. Chiew Nyuk Ho
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yeow Kheng Lim
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Higelin Gerald
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Wang Ling Goh
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Man Siu Tse
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Alex See
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Ho, C.N., Lim, Y.K., Gerald, H. et al. Effect of via etching process and postclean treatment on via electrical performance. J. Electron. Mater. 30, 1595–1601 (2001). https://doi.org/10.1007/s11664-001-0178-9

Download citation

  • Received:

  • Accepted:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11664-001-0178-9

Key words

Search

Navigation