Abstract
Read-only memory (ROM) is widely implemented as a phase-to-amplitude mapping block in direct digital frequency synthesizers (DDFS). This paper derives an equivalent model for the ROM in a DDFS to analyze and reduce the access time that is critical to the performance of the DDFS. Moreover, the signal skew observed in the simulation waveform is illustrated. The proposed 64×3-bit ROM is integrated as a part of an 8-bit DDFS, which operates functionally at 6 GHz. Measurement results demonstrate the improvement in the spur free dynamic range.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
Turner S E, Chan R T, Feng J T. ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology. IEEE Microwave Wireless Compon Lett, 2008, 18: 566–568
Baek K H, Merlo E, Choe M J, et al, eds. A 1.7 GHz 3 V direct digital frequency synthesizer with an on-chip DAC in 0.35 μm SiGe BiCMOS. In: IEEE International Solid-State Circuits Conference. Digest of Technical Papers; 2005; San Francisco, CA. 114–587
Chen G P, Wu D Y, Jin Z, et al, eds. A 10GHz 8-bit direct digital synthesizer implemented in GaAs HBT technology. In: IEEE Radio Frequency Integrated Circuits Symposium (RFIC); 2010 23–25 May 2010; Anaheim, CA. 425–428
Yang B D, Choi J H, Han S H, et al. An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/A converter. IEEE J Solid-State Circuits, 2004, 39: 761–774
Strollo A G M, De Caro D, Petra N. A 630 MHz, 76 mW direct digital frequency synthesizer using enhanced ROM compression technique. IEEE J Solid-State Circuits, 2007, 42: 350–360
Huang C C, Jhuang G L, Wang C C. A high-SFDR direct digital frequency synthesizer with embedded error-compensation CMOS OTP ROM for wireless receivers. Microwave Opt Technol Lett, 2009, 51: 1695–1699
Wu D Y, Chen G P, Chen J W, et al, eds. A 6 GHz direct digital synthesizer MMIC with nonlinear DAC and wave correction ROM. In: IEEE Radio Frequency Integrated Circuits Symposium (RFIC); 2010 23–25 May 2010; Anaheim, CA. 421–424
Kwok C Y, Sheng N H, Asbeck P M. 300 ps 4 K read-only memory implemented with AlGaAs/GaAs HBT technology. Electron Lett, 1994, 30: 759–760
Takahashi O, Aoki N, Silberman J, et al. A 1-GHz logic circuit family with sense amplifiers. IEEE J Solid-State Circuits, 1999, 34: 616–622
Metzger A G, Asbeck P M, eds. A 64-bit high-speed read-write look-up table memory implemented in GaAs HBT. In: Bipolar/BiCMOS Circuits and Technology Meeting, 2006; Maastricht. 1–4
Manandhar S, Turner S E, Kotecki D E. 36-GHz, 16×6-bit ROM in InP DHBT technology suitable for DDS application. IEEE J Solid-State Circuits, 2007, 42: 451–456
Yamaguchi K, Nambu H, Kanetani K, et al. A 1.5-ns access time, 78 μm2 memory-cell size, 64-kb ECL-CMOS SRAM. IEEE J Solid-State Circuits, 1992, 27: 167–174
Author information
Authors and Affiliations
Corresponding authors
Additional information
This article is published with open access at Springerlink.com
Rights and permissions
This article is published under an open access license. Please check the 'Copyright Information' section either on this page or in the PDF for details of this license and what re-use is permitted. If your intended use exceeds what is permitted by the license or if you are unable to locate the licence and re-use information, please contact the Rights and Permissions team.
About this article
Cite this article
Chen, J., Wang, L., Wu, D. et al. A 6-GHz ROM suitable for DDFS application in GaAs HBT technology. Chin. Sci. Bull. 56, 2291–2296 (2011). https://doi.org/10.1007/s11434-011-4492-1
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11434-011-4492-1