Abstract
Due to its excellent device features, manufacture process compatibility and diversity of the circuit structures, The FinFET is considered appropriate candidate for the conventional bulk-MOSFET in sub-22nm technology nodes. However, the power estimation CAD tools for FinFET are missing at the moment, which mainly results from the absence of FinFET power analysis and FinFET power model. Three key factors for FinFET power model are: the dimension of the look-up-tables, that to find out the most significant factors that influence FinFET power and to make them as indexes for the look-up-tables; the distance between sampling points; and the interpolation method. In this paper, various factors that may contribute to the FinFET power consumption are evaluated. Of all the factors, the continuous ones are compared with sensitivity method. As to other discrete factors, methods of building them in power model are given according to the features of the each factor and the way it influences the power. Based on the simulation result, standard cell power library model for FinFET is proposed. The research work lays foundation for accurate power analysis and modeling for high-level power analysis of FinFET circuits. Besides, these key factors are also crucial for low-power FinFET circuit design.
摘要
创新点
FinFET由于具有良好的器件特性、制程兼容性和多种电路结构, 被认为是在22nm以下制程工艺中替代传统体硅MOSFET最有效的器件。 然而, 针对FinFET的功耗分析在现阶段仍然缺失。 本文针对FinFET不同的电路结构特点, 采用PTM 32nm FinFETs模型在HSpice上进行了详尽的功耗来源与影响因素分析: 针对电路连接模式、背栅电压、输入信号歪斜、输出电容负载、电路输入状态、以前的状态、时序动作、温度等一些可能对功耗造成影响的因素进行了一一探讨。 需要特别关注的是, 与体硅MOSFET相比, 双栅FinFET器件的阈值电压增加了一个背栅电压的控制量, 本文针对这一FinFET特点进行了着重探讨。 通过量化和比较所有的功耗影响因素, 改进了已有的功耗库模型。 本文对于低功耗设计人员与CAD软件设计人员具有指导和借鉴意义。
Similar content being viewed by others
References
Jiang Y M, Huang S Y, Cheng K T, et al. A hybrid power model for RTL power estimation. In: Asia and South Pacific Design Automation Conference, Yokohama, 1998. 551–556
Hsieh C T, Wu Q, Ding C S, et al. Statistical sampling and regression analysis for RT-Level power evaluation. In: IEEE/ACM International Conference on Computer-Aided Design, San Jose, 1996. 583–588
Najm F N. A survey of power estimation techniques in VLSI circuits. IEEE Trans Very Large Scale Integr Syst, 2002, 2: 446–455
Synopsys Inc. CCS Power Technical White Paper. 2006
Cadence Design Systems Inc. Effective Current Source Model (ECSM). Datasheet, 2007
Keunwoo K, Das K K, Joshi R V, et al. Leakage power analysis of 25-nm double-gate CMOS devices and circuits. IEEE Trans Electron Dev, 2005, 52: 980–986
Inaba S, Okano K, Izumida T, et al. FinFET: the prospective multi-gate device for future SoC applications. In: Proceedings of the 32nd European Solid-State Circuits Conference, Montreux, 2006. 50–53
Xie Q, Liang R R, Wang J, et al. Nanoscale triple-gate FinFET design considerations based on an analytical model of short-channel effects. Sci China Inf Sci, 2014, 57: 042404
Swahn B, Hassoun S. Electro-thermal analysis of multi-Fin devices. IEEE Trans Very Large Scale Integr Syst, 2008, 16: 816–829
Liu Y X, Masahara M, Kenichi I, et al. Flexible threshold voltage 4-terminal FinFETs. In: International Conference on Integrated Circuit Design and Technology, Austin, 2004. 91–96
Liu Y X, Masahara M, Kenichi I, et al. Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross-section Si-Fin channel. IEDM’03 Technical Digest, 2003. 18.8.1–18.8.3
Najm F N. A survey of power estimation techniques in VLSI circuits. IEEE Trans Very Large Scale Integr Syst, 1994, 2: 446–455
Lin J Y, Liu T C, Shen W Z. A cell-based power estimation in CMOS combinational circuits. In: IEEE/ACM International Conference on Computer-Aided Design, San Jose, 1994. 304–309
Alioto M. Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells. IEEE Trans Very Large Scale Integr Syst, 2011, 19: 751–762
Muttreja A, Agarwal N, Jha N K. CMOS logic design with independent-gate FinFETs. In: International Conference on Computer Design, Lake Tahoe, 2007. 560–567
Trivedi V P, Fossum J G, Zhang W. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid State Electron, 2007, 51: 170–178
Chaudhuri S, Mishra P, Jha N K. Accurate leakage estimation for FinFET standard cells using the response surface methodology. In: International Conference on VLSI Design (VLSID), Hyderabad, 2012. 238–244
Garduo S I, Cerdeira A, Estrada M. Gate leakage currents modeling for oxynitride gate dielectric in double gate MOSFETs. In: International Conference on Electrical Engineering Computing Science and Automatic Control (CCE), Merida City, 2011. 1–5
Shrivastava M, Agrawal M, Mahajan S, et al. Physical insight toward heat transport and an improved electrothermal modeling framework for FinFET architectures. IEEE Trans Electron Dev, 2012, 59: 1353–1363
Choi J H, Bansal A, Meterelliyoz M, et al. Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits. In: IEEE/ACM International Conference on Computer-Aided Design, San Jose, 2006. 583–586
Choi J H, Bansal A, Meterelliyoz M, et al. Self-consistent approach to leakage power and temperature estimation to predict thermal runaway in FinFET circuits. IEEE Trans Comput-Aid Design Integr Circ Syst, 2007, 26: 2059–2068
Choi J H, Bansal A, Meterelliyoz M, et al. Simulation of self-heating effects in 30 nm gate length FinFET. In: International Conference on Ultimate Integration of Silicon, Udine, 2007. 2059–2068
Bansal A, Meterelliyoz M, Singh S, et al. Compact thermal models for estimation of temperature-dependent power/performance in FinFET technology. In: Asia and South Pacific Conference on Design Automation, Yokohama, 2006. 237–242
Tsai W C, Shung C B, Wang D C. Accurate logic-level power simulation using glitch filtering and estimation. In: IEEE Asia Pacific Conference on Circuits and Systems, Seoul, 1996. 314–317
Author information
Authors and Affiliations
Corresponding authors
Rights and permissions
About this article
Cite this article
Ma, K., Cui, X., Liao, K. et al. Key characterization factors of accurate power modeling for FinFET circuits. Sci. China Inf. Sci. 58, 1–13 (2015). https://doi.org/10.1007/s11432-014-5169-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-014-5169-6