Skip to main content
SpringerLink
Log in

A single-photon fault-detection method for nanocircuits that use GaN material

  • Article
  • Special Topic: Nano Materials
  • Published:
Science China Technological Sciences Aims and scope Submit manuscript

Abstract

As the complexity of nanocircuits continues to increase, developing tests for them becomes more difficult. Failure analysis and the localization of internal test points within nanocircuits are already more difficult than for conventional integrated circuits. In this paper, a new method of testing for faults in nanocircuits is presented that uses single-photon detection to locate failed components (or failed signal lines) by utilizing the infrared photon emission characteristics of circuits. The emitted photons, which can carry information about circuit structure, can aid the understanding of circuit properties and locating faults. In this paper, in order to enhance the strength of emitted photons from circuit components, test vectors are designed for circuits’ components or signal lines. These test vectors can cause components to produce signal transitions or switching behaviors according to their positions, thereby increasing the strength of the emitted photons. A multiple-valued decision diagram (MDD), in the form of a directed acrylic graph, is used to produce the test vectors. After an MDD corresponding to a circuit is constructed, the test vectors are generated by searching for specific paths in the MDD of that circuit. Experimental results show that many types of faults such as stuck-at faults, bridging faults, crosstalk faults, and others, can be detected with this method.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Lee S, Yim M J, Baldwin D. Effect of nano-particles on heterogeneous void nucleation in no-flow underfill materials. IEEE Trans Compon Packag Manuf Technol, 2012, 2: 1059–1063

    Article  Google Scholar 

  2. Kumar S, Mehdipour H, Ostrikov K. Plasma-enabled graded nanotube biosensing arrays on a Si nanodevice platform: catalyst-free integration and in situ detection of nucleation events. Adv Mater, 2013, 25: 69–74

    Article  Google Scholar 

  3. Yang A L, Yang Y, Zhang Z Z, et al. Photoluminescence and defect evolution of nano-ZnO thin films at low temperature annealing. Sci China Tech Sci, 2013, 56: 25–31

    Article  Google Scholar 

  4. Zhang Y L, Li J, To S, et al. Automated nanomanipulation for nanodevice construction. Nanotechnology, 2012, 23: 065304

    Article  Google Scholar 

  5. Holman Z C, Kortshagen U R. Plasma production of nanodevice-grade semiconductor nanocrystals. J Phys D-Appl Phys, 2011, 44: 174009

    Article  Google Scholar 

  6. Yang Z N, Liu H X, Wang S L. Low leakage 3×VDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low voltage CMOS process. Sci China Tech Sci, 2013, 56: 2046–2051

    Article  MathSciNet  Google Scholar 

  7. Rejimon T, Lingasubramanian K, Bhanja S. Probabilistic error modeling for nano-domain logic circuits. IEEE Trans VLSI, 2009, 17: 55–65

    Article  Google Scholar 

  8. Khan O, Kundu S. Hardware/software codesign architecture for online testing in chip multiprocessors. IEEE Trans Dependable Secure Comput, 2011, 8: 714–727

    Article  Google Scholar 

  9. Rowland S M, Bruce G P, Yuting L, et al. Use of image analysis in DC inclined plane tracking tests of nano and micro composites. IEEE Trans Dielectr Electr Insul, 2011, 18: 365–374

    Article  Google Scholar 

  10. Sanyal A, Ganeshpure K, Kundu S. Test pattern generation for multiple aggressor crosstalk effects considering gate leakage loading in presence of gate delays. IEEE Trans VLSI, 2012, 20: 424–436

    Article  Google Scholar 

  11. Yang Y, Bender H, Arstila K, et al. Detection of failure sites by focused ion beam and nano-probing in the interconnect of three-dimensional stacked circuit structures. Microelectronics Reliability, 2008, 48: 1517–1520

    Article  Google Scholar 

  12. Wunderlich H J, Elm M, Holst S. Debug and diagnosis: mastering the life cycle of nano-scale systems on chip. J Microelectronics Electr Compon Mat, 2007, 37: 235–243

    Google Scholar 

  13. Fang L, Hsiao M S. Bilateral testing of nano-scale fault-tolerant circuits. J Electronic Testing, 2008, 24: 285–296

    Article  Google Scholar 

  14. Simsir M O, Cadambi S, Ivancic F, et al. A hybrid nano-CMOS ar chitecture for defect and fault tolerance. ACM Journal on Emerging Technologies in Computing Syst, 2009, 5: 14

    Google Scholar 

  15. Dotan Y, Levison N, Avidan R, et al. History index of correct computation for fault-tolerant nano-computing. IEEE Trans on VLSI, 2009, 17: 943–952

    Article  Google Scholar 

  16. Karmani M, Ka L M, Khedhiri C, et al. Design for testability in nano-CMOS analog integrated circuits using a new design analog checker. International SoC Design Conference, New York: IEEE, 2011: 317–320

    Google Scholar 

  17. Rad M P, Tehranipoor M. SCT: an approach for testing and configuring nanoscale devices. 24th VLSI Test Symposium, New York: IEEE, 2006: 377–380

    Google Scholar 

  18. Abdullah F, Nayan N, Jamil M A, Kamsin N. IDD scan test method for fault localization technique on CMOS VLSI failure analysis. International Conference on Semiconductor Electronics, New York: IEEE, 2010: 104–107

    Google Scholar 

  19. Yamato Y, Yoneda T, Hatayama K, Inoue M. A fast and accurate per-cell dynamic IR-drop estimation method for at-speed scan test pattern validation. International Test Conference, New York: IEEE, 2012: 1–8

    Google Scholar 

  20. Ashouei M, Chatterjee A, Singh A D. Post-manufacture tuning for nano-CMOS yield recovery using reconfigurable logic. IEEE Trans on VLSI, 2010, 18: 675–679

    Article  Google Scholar 

  21. Lee J H. A study of circuit model parameter generation for Giga-bit nano memory device. Journal of Computational and Theoretical Nanoscience, 2009, 6: 2431–2436

    Article  Google Scholar 

  22. Jin Z, Xiaole C, Chung L L. Modeling and testing of interference faults in the nano NAND Flash memory. Design, Automation & Test in Europe Conference & Exhibition (DATE), New York: IEEE, 2012: 527–531

    Google Scholar 

  23. Mukhopadhyay S, Chen Q, Roy K. Memories in scaled technologies: a review of process induced failures, test methodologies, and fault tolerance. International Workshop on Design and Diagnostics of Electronic Circuits and Systems, New York: IEEE, 2007: 69–74

    Google Scholar 

  24. Lavratti F, Bolzani L, Calimera A, et al. Technique based on on-chip current sensors and neighbourhood comparison logic to detect resistive-open defects in SRAMs. 14th Latin American Test Workshop, New York: IEEE, 2013: 51–56

    Google Scholar 

  25. Chiang C L, Wang M C, Chung Y M, et al. ELFR experiment test verifying anomaly of nano-DRAM products in W-plug process. International Symposium on Next-Generation Electronics, New York: IEEE, 2010: 250–253

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Physics and Telecommunications Engineering, South China Normal University, Guangzhou, 510006, China

    ZhongLiang Pan & Ling Chen

  2. Department of Electronics and Communications, Sun Yat-sen University, Guangzhou, 510275, China

    GuangZhao Zhang

  3. Research Institute of Superconductor Electronics, Nanjing University, Nanjing, 210093, China

    PeiHeng Wu

Authors
  1. ZhongLiang Pan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ling Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. GuangZhao Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. PeiHeng Wu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to ZhongLiang Pan.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Pan, Z., Chen, L., Zhang, G. et al. A single-photon fault-detection method for nanocircuits that use GaN material. Sci. China Technol. Sci. 57, 270–277 (2014). https://doi.org/10.1007/s11431-014-5463-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11431-014-5463-y

Keywords

Search

Navigation