Skip to main content
Log in

A compact neural recording interface based on silicon microelectrode

  • Published:
Science China Technological Sciences Aims and scope Submit manuscript

Abstract

A prototype of hybrid neural recording interface has been developed for extracellular neural recording. It consists of a silicon-based plane microelectrode array and a CMOS low noise neural amplifier chip. The neural amplifier chip is designed and implemented in 0.18 μm N-well CMOS 1P6M technology. The area of the neural preamplifier is only 0.042 mm2 with a gain of 48.3 dB. The input equivalent noise is 4.73 μVrms within pass bands of 4 kHz. To avoid cable tethering for high dense multichannel neural recording interface and make it compact, flip-chip bonding is used to integrate the preamplifier chip and the microelectrode together. The hybrid device measures 3 mm×5.5 mm×330 μm, which is convenient for implant or in-vivo neural recording. The hybrid device was testified in in-vivo experiment. Neural signals were recorded from hippocampus region of anesthetized Sprague Dawley rats successfully.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Jochum T, Denison T, Wolf P. Integrated circuit amplifiers for multi-electrode intracortical recording. J Neural Eng, 2009, 6: 1–26

    Article  Google Scholar 

  2. Gosselin B. Recent advances in neural recording microsystems. Sensors, 2011, 11: 4572–4597

    Article  Google Scholar 

  3. Hierlemann A, Frey U, Hafizovic S, et al. Growing cells atop microelectronic chips: Interfacing electrogenic cells in vitro with CMOS-based microelectrode arrays. Proc IEEE, 2011, 99: 252–284

    Article  Google Scholar 

  4. Zhang X, Pei W H, Huang B J, et al. Implantable CMOS neuro-stimulus chip for visual prosthesis. Sci China Inf Sci, 2011, 54: 898–908

    Article  MathSciNet  Google Scholar 

  5. Harrison R R, Charles C. A low-power low-noise CMOS amplifier for neural recording applications. IEEE JSSC, 2003, 38: 958–965

    Google Scholar 

  6. Wattanapanitch W, Fee M, Sarpeshkar R. An energy-efficient micropower neural recording amplifier. IEEE T BioCAS, 2007, 1: 136–147

    Google Scholar 

  7. Chaturvedi V, Amrutur B. An Area-efficient noise-adaptive neural amplifier in 130 nm CMOS technology. IEEE J Emer Sel Top Cir Syst, 2011, 1: 536–545

    Article  Google Scholar 

  8. Zhang X, Pei W H, Huang B J, et al. A low-noise fully-differential CMOS preamplifier for neural recording applications. Sci China Inf Sci, 2012, 55: 441–452

    Article  MathSciNet  Google Scholar 

  9. Gosselin B, Sawan M, Chapman C A. A low-power integrated bioamplifier with active low-frequency suppression. IEEE T BioCAS, 2007, 1: 184–192

    Google Scholar 

  10. Gui Y, Zhang X, Wang Y, et al. An 8-channel fully differential analog front-end for neural recording. IEEE T BioCAS, 2012: 132–135

    Google Scholar 

  11. Olsson R H, Buhl D L, Sirota A M, et al. Band-tunable and multiplexed integrated circuits for simultaneous recording and stimulation with microelectrode arrays. IEEE T Biomed Eng, 2005, 52: 1303–1311

    Article  Google Scholar 

  12. Olsson R H, Wise K D. A three-dimensional neural recording microsystem with implantable data compression circuitry. IEEE JSSC, 2005, 40: 2796–2804

    Google Scholar 

  13. Harrison R R, Watkins P T, Kier R J, et al. A low-power integrated circuit for a wireless 100-electrode neural recording system. IEEE JSSC, 2007, 42: 123–133

    Google Scholar 

  14. Gosselin B, Ayoub A E, Roy J F, et al. A mixed-signal multichip neural recording interface with bandwidth reduction. IEEE Trans BioCAS, 2009, 3: 129–141

    Google Scholar 

  15. Pei W H, Zhu L, Wang S J, et al. Multi-channel micro neural probe fabricated with SOI. Sci China Tech Sci, 2009, 52: 1187–1190

    Article  Google Scholar 

  16. Li X Q, Pei W H, Tang R Y, et al. Investigation of flexible electrodes modified by TiN, Pt black and IrOx. Sci China Tech Sci, 2011, 54: 2305–2309

    Article  Google Scholar 

  17. Chen S Y, Pei W H, Gui Q, et al. PEDOT/MWCNT composite film coated microelectroe arrays for neural interface improvement. Sensor Actuat A-Phys, 2013, 193: 141–148

    Article  Google Scholar 

  18. Chen S Y, Pei W H, Zhao H, et al. 32-Site microelectrode modified with Pt black for neural recording fabricated with thin-film silicon membrane. Sci China Inf Sci, 2013, 56: 1–7

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Xu Zhang.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Han, J., Zhang, X., Pei, W. et al. A compact neural recording interface based on silicon microelectrode. Sci. China Technol. Sci. 56, 2808–2813 (2013). https://doi.org/10.1007/s11431-013-5359-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11431-013-5359-2

Keywords

Navigation