Vogginger, B., Schüffny, R., Lansner, A., Cederström, L., Partzsch, J., and Höppner, S., “Reducing the computational footprint for real-time BCPNN learning,” Front. Neurosci., vol. 9, no. JAN, p. 2, Jan. (2015).
Douglas, R. J., & Martin, K. A. C. (2007). Recurrent neuronal circuits in the neocortex. Current Biology, 17(13), R496–R500.
Lansner, A. (2009). Associative memory models: From the cell-assembly theory to biophysically detailed cortex simulations. Trends in Neurosciences, 32(3), 178–186.
Lundqvist, M., Herman, P., & Lansner, A. (2011). Theta and gamma power increases and alpha/beta power decreases with memory load in an attractor network model. Journal of Cognitive Neuroscience, 23(10), 3008–3020.
Johansson, C., & Lansner, A. (2007). Towards cortex sized artificial neural systems. Neural Networks, 20(1), 48–61.
Meli, C., & Lansner, A. (2013). A modular attractor associative memory with patchy connectivity and weight pruning. Network: Computation in Neural Systems, 24(4), 129–150.
Fiebig, F., & Lansner, A. (2017). A spiking working memory model based on Hebbian short-term potentiation. The Journal of Neuroscience, 37(1), 83–96.
Fiebig, F., Herman, P., and Lansner, A., “An Indexing Theory for Working Memory Based on Fast Hebbian Plasticity,” eneuro, vol. 7, no. 2, p. ENEURO.0374–19.2020, Mar. (2020).
Ravichandran, N. B., Lansner, A., and Herman, P., “Brain-like approaches to unsupervised learning of hidden representations -- a comparative study,” arXiv, May 2020.
Ravichandran, N. B., Lansner, A., and Herman, P., “Learning representations in Bayesian Confidence Propagation neural networks,” arXiv, (2020)
LeCun, Y., Bottou, L., Bengio, Y., & Haffner, P. (1998). Gradient-based learning applied to document recognition. Proceedings of the IEEE, 86(11), 2278–2323.
Farahini, N., Hemani, A., Lansner, A., Clermidy, F., and Svensson, C., “A scalable custom simulation machine for the Bayesian Confidence Propagation Neural Network model of the brain,” in Asia and South Pacific Design Automation Conference, ASP-DAC, (2014), pp. 578–585.
Tully, P. J., Hennig, M. H., & Lansner, A. (2014). Synaptic and nonsynaptic plasticity approximating probabilistic inference. Front. Synaptic Neurosci., 6(APR), 8.
Lansner, A., Hemani, A., & Farahini, N. (2014). Spiking brain models: Computation, memory and communication constraints for custom hardware implementation. In Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 556–562.
Yu, S., & Chen, P. Y. (2016). Emerging memory technologies: Recent trends and prospects. IEEE Solid-State Circuits Magazine, 8(2), 43–56.
Liu, P., Hemani, A., Paul, K., Weis, C., Jung, M., & Wehn, N. (2017). 3D-stacked many-Core architecture for biological sequence analysis problems. International Journal of Parallel Programming, 45(6), 1420–1460.
Gokhale, M., Lloyd, S., & Macaraeg, C. (2015). Hybrid memory cube performance characterization on data-centric workloads. In 5th Workshop on Irregular Applications: Architectures and Algorithms, IA3 2015, pp. 1–8.
Cho, J. H., et al. (2018). A 1.2V 64Gb 341GB/S HBM2 stacked DRAM with spiral point-to-point TSV structure and improved bank group data control. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 61, pp. 208–210).
Chen, K., Li, S., Muralimanohar, N., Ahn, J. H., Brockman, J. B., & Jouppi, N. P. (2012). CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In Design, Automation and Test in Europe (pp. 33–38).
O. Naji, C. Weis, M. Jung, N. Wehn, and A. Hansson (2015), “A high-level DRAM timing, power and area exploration tool,” in International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS , 2015, no. Samos Xv, pp. 149–156.
Weis, C., Mutaal, A., Naji, O., Jung, M., Hansson, A., & Wehn, N. (2017). DRAMSpec: A high-level DRAM timing, power and area exploration tool. International Journal of Parallel Programming, 45(6), 1566–1591.
T. Rockicki 1996, “Indexing memory banks to maximize page mode hit percentage and minimize memory latency,”
Jacob, B., Ng, S. W., & Wang, D. T. (2008). Memory systems cache, DRAM, disk. Elsevier Science.
Zhang, Z., Zhu, Z., & Zhang, X. (n.d.). A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In 33rd Annual IEEE/ACM International Symposium on Microarchitecture., pp. 32–41.
Lin, W. F., Reinhardt, S. K., & Burger, D. (2001). Reducing DRAM latencies with an integrated memory hierarchy design. In IEEE High-Performance Computer Architecture Symposium Proceedings (pp. 301–312).
Shao, J., & Davis, B. T. (2005). The bit-reversal SDRAM address mapping. In Workshop on Software and compilers for embedded systems (Vol. 136, pp. 62–71).
T. Kogel, “Optimizing DDR memory subsystem efficiency part 1 – The unpredictable memory bottleneck,” 2016.
M. Jung, C. Weis, and N. Wehn (2015), “DRAMSys: A flexible DRAM subsystem design space exploration framework,” IPSJ Trans. Syst. LSI Des. Methodol., vol. 8, no. 0, pp. 63–74, Feb.
Jung, M. (2016) et al., “ConGen: An application specific DRAM memory controller generator,” in Second International Symposium on Memory Systems, vol. 03–06-Octo, pp. 257–267.
Shi, Y. Q., Zhang, X. M., Ni, Z. C., & Ansari, N. (2004). Interleaving for combating bursts of errors. IEEE Circuits and Systems Magazine, 4(1), 29–42.
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2012). Dark silicon and the end of multicore scaling. IEEE Micro, 32(3), 122–134.
P. Coussy, G. Lhairech-Lebreton, D. Heller, and E. Martin (2010), “GAUT-A free and open source high-level synthesis tool,” in Date
Stokke, K. R., Stensland, H. K., Halvorsen, P., & Griwodz, C. (2016). High-Precision Power Modelling of the Tegra K1 Variable SMP Processor Architecture. In 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip (pp. 193–200).
Mayr, C., Hoeppner, S., and Furber, S. 2019, “SpiNNaker 2: A 10 million Core processor system for brain simulation and machine learning,”
Imperas Software, “Open Virtual Platforms,” https://www.ovpworld.org/, 2008. [Online]. Available: https://www.ovpworld.org/. [Accessed: 02-Apr-2020].
Bekli, Z. and Ouda, W. 2017, “Energy monitoring of the cortex-M4 core, embedded in the Atmel SAM G55 microcontroller,”
Bol, D., Ambroise, R., Flandre, D., & Legat, J. D. (2009). Interests and limitations of technology scaling for subthreshold logic. IEEE Trans. Very Large Scale Integr. Syst., 17(10), 1508–1519.
O. Nagashima and E. Professional, “Low Power DRAM,” (2016). [Online]. Available: https://www.jedec.org/sites/default/files/Osamu_Nagashima_Mobile_August_2016.pdf. [Accessed: 02-Apr-2020].
Preissl, R. (2012). Compass: A scalable simulator for an architecture for cognitive computing. In et al. (Ed.), International Conference for High Performance Computing (pp. 1–11). Networking, Storage and Analysis, SC.
Hemani, A., Jafri, S. M. A. H., & Masoumian, S. (2017). Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable. In Eleventh IEEE/ACM International Symposium on Networks-on-Chip (pp. 1–10).
Yang, Y. (2018) et al., “RiBoSOM : Rapid Bacterial Genome Identification Using Self-Organizing Map implemented on the Synchoros SiLago Platform,” in 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 105–114.
Jafri, S. M. A. H., Hemani, A., Paul, K., & Abbas, N. (2017). MOCHA: Morphable Locality and Compression Aware Architecture for Convolutional Neural Networks. In 31st International Parallel and Distributed Processing Symposium (pp. 276–286).
Farahini, N. (2013) et al., “39.9 GOPs/watt multi-mode CGRA accelerator for a multi-standard basestation,” in IEEE International Symposium on Circuits and Systems, pp. 1448–1451.
Chabloz, J. M., & Hemani, A. (2009). A flexible communication scheme for rationally-related clock frequencies. In Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors (pp. 109–116).
Hemani, A. (2004). Charting the EDA roadmap. IEEE Circuits and Devices Magazine, 20(6), 5–10.
Li, S., Farahini, N., Hemani, A., Rosvall, K., & Sander, I. (2013). System level synthesis of hardware for DSP applications using pre-characterized function implementations. In 9th Inter. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (p. 16).
Öberg, J., Kumar, A., & Hemani, A. (2000). Grammar-based hardware synthesis from port-size independent specifications. IEEE Trans. Very Large Scale Integr. Syst., 8(2), 184–194.