Skip to main content
SpringerLink
Log in

Low area and high-performance 6-bit MUX based flash ADC for wide band applications

  • Published:
Optical and Quantum Electronics Aims and scope Submit manuscript

Abstract

This work presents a design of 6-bit, 1 Gs/s, low power (less than 100 mW), low offset, low area, high resolution, high speed, and flash ADC data converter. To reach these specifications, a high-speed multiplexer, comparator, and encoder are to be designed. A conventional 6-bit flash type converter requires 26 resistors for ladder network and 26 − 1(i.e.63) preamplifiers and comparators resulting in high power consumption, high offset, and large area. To overcome these drawbacks, the proposed multiplexer technology called MUX-based design flash is introduced. It requires 2(N − 2) + 1 number of comparators. For 6-bit resolution, the number of comparators is reduced by about 99.7% as it requires only 17 comparators. This flash design contains the modules of reference two-level ladder network, multiplexer, thermometer code converter encoder. The differential nonlinearity (DNL) and integral nonlinearity (INL) of the proposed design are 0.3 and 0.9. A 6-bit module caries 17 comparators using 1.8 V, 0.13 μm technology in the symica tool, Klayout.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

Data availability

The required datum have been presented in this document.

Code availability

The required schematic is available here.

References

  • Chahardori, M., Sharifkhani, M., Sadughi, S.: A 4-bit 1.6 GS/s low power flash ADC based on offset calibration and segmentation. IEEE Trans. Circuits Syst. I Regul. Pap. 60(9), 2285–2297 (2013). https://doi.org/10.1109/TCSI.2013.2246206

    Article  MathSciNet  MATH  Google Scholar 

  • Couto-Pinto, Antonio., Fernandes, J.R., Piedade, M., Silva, M.M.: A flash ADC tolerant to high offset voltage comparators. Circuits Systems Signal Process. 36(3), 1150–1168 (2017). https://doi.org/10.1007/s00034-016-0350-3

    Article  Google Scholar 

  • Deepika, K., Naresh, K.: Design of efficient multiplexer based encoder for flash-adc using 120nmCmos technology. Int. J. Technol. Res. Eng. 2(12), 2347–4718 (2015)

    Google Scholar 

  • Gandhi, P.P., Devashrayee, N.M.: A novel low offset low power CMOS dynamic comparator. Analog Integr. Circuits Signal Process. 96(1), 147–158 (2018). https://doi.org/10.1007/s10470-018-1166-9

    Article  Google Scholar 

  • Gupta, A., Singh, A., Agarwal, A.: Highly-digital voltage scalable 4-bit flash ADC. IET Circuits Devices Syst. 13(1), 91–97 (2018). https://doi.org/10.1049/iet-cds.2018.5148

    Article  Google Scholar 

  • Im Lee, J., Song, J.I.: Flash ADC architecture using multiplexers to reduce a preamplifier and comparator count. In: 2013 IEEE International Conference of IEEE Region 10 (TENCON 2013), pp. 1–4. IEEE (2013)

  • Jogdand, R. R., Dakhole, P. K, Palsodkar, P.: Low power flash ADC using multiplexer based encoder. In: 2017 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS), pp. 1–5. IEEE (2017). https://doi.org/10.1109/ICIIECS.2017.8276157

  • Kanan, R., Kaess, F., Declercq, M.: A 640 mW high accuracy 8-bit 1 GHz flash ADC encoder. In: ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No. 99CH36349), vol. 2, pp. 420–423. IEEE (1999). https://doi.org/10.1109/ISCAS.1999.780750

  • Krishna, B., Gill, S.S., Kumar, A.: Low area and high bit resolution flash analog to digital converter for wide band applications: a review. Int. J. Micro Nanosyst. 14(4), 8 (2021). https://doi.org/10.2174/1876402913666210820111312

    Article  Google Scholar 

  • Mayur, S. M.: Design of novel multiplexer based thermometer to binary code encoder for 4 bit flash ADC. In: 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), pp. 1006–1009. IEEE (2017). https://doi.org/10.1109/RTEICT.2017.8256750

  • Megha, R., Pradeepkumar, K. A.: Implementation of low power flash ADC by reducing comparators. In: 2014 International Conference on Communication and Signal Processing, pp. 443–447. IEEE (2014)

  • Mongre, R., Gurjar, R.C.: Design of low power & high speed comparator with 0.18 µm technology for ADC application. Int. J. Eng. Res. Appl. 4, 146–153 (2014)

    Google Scholar 

  • Nasrollahpour, M.: Time-based, Low-power, Low-offset 5-bit 1 GS/s Flash ADC Design in 65 nm CMOS Technology. It has been accepted for inclusion in Master's Theses by an authorized administrator of SJSU Scholar Works (2017). https://doi.org/10.31979/etd.6wsv-p773

  • Pandey, S., Goel, N.: A power efficient 2:1 multiplexer design for low power VLSI applications. Int. J. Adv. Res. Electron. Commun. Eng. 5(1), 4 (2016)

  • Rahul, P.V., Kulkarni, A. A., Sankanur, S., Raghavendra, M.: Reduced comparators for low power flash adc using tsmc018. In: 2017 International Conference on Microelectronic Devices, Circuits and Systems (ICMDCS), pp. 1–5. IEEE (2017)

  • Ritter, P., Le Tual, S., Allard, B., Möller, M.: Design considerations for a 6 bit 20 GS/s SiGe BiCMOS flash ADC without track-and-hold. IEEE J. Solid-State Circuits 49(9), 1886–1894 (2014). https://doi.org/10.1109/JSSC.2014.2316231

    Article  ADS  Google Scholar 

  • Zahrai, S.A., Zlochisti, M., Le Dortz, N., Onabajo, M.: A low-power high-speed hybrid ADC with merged sample-and-hold and DAC functions for efficient subranging time-interleaved operation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(11), 3193–3206 (2017)

    Article  Google Scholar 

Download references

Acknowledgements

We thank staff and VLSI research team of electronics & Communication Engineering department, NITTTR-Chandigarh, India.

Funding

Not applicable.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, National Institute of Technical Teacher Training and Research, Chandigarh, India

    Banoth Krishna, Sandeep Singh Gill & Amod Kumar

Authors
  1. Banoth Krishna
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sandeep Singh Gill
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Amod Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

High speed data converters are more popular in this research area of VLSI design. Flash ADCs which uses as a special device in the wideband application. Low area and low power and high bit resolution are the major challenges are improved.

Corresponding author

Correspondence to Banoth Krishna.

Ethics declarations

Conflict of interest

We don’t have any conflict of interest.

Consent to participate

We are agreed for communicating and publication of this paper in the journal.

Ethical approval

This is a part of my research work and original result oriented with the reference cited.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Krishna, B., Gill, S.S. & Kumar, A. Low area and high-performance 6-bit MUX based flash ADC for wide band applications. Opt Quant Electron 54, 230 (2022). https://doi.org/10.1007/s11082-022-03652-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11082-022-03652-5

Keywords

Search

Navigation