Skip to main content
SpringerLink
Log in

On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

The paper proposes an integrated methodology to abstract already existing heterogeneous IPs into SysML behavioral equivalent models. This approach aims at integrating the abstracted components with partially specified platforms at SysML level and verifying their integration. During the abstraction flow, the level of details can be chosen according to the needs of the designer. They are related to communication and synchronization protocols, hierarchical structure, and data types of the abstracted IPs and the details about continuous flows to be abstracted in SysML. Therefore, the generated SysML models can preserve information about structure in combination with the functional description for continuous and discrete behaviors and, thus, they can be synthesized into C++ or modeling tools like Matlab Simulink. This can be used to verify the integration of the so generated models exploiting simulation based techniques. The main benefit of the proposed methodology is relieving designers from the modeling time and error risks especially for those designs in which the SysML model of the architecture is particularly structured and detailed. The approach has been fully integrated and extended to support also components with analogic behaviors. The proposed framework has been applied positively to different benchmarks in order to be validated. Three case studies are presented in order to better understand the approach applicability and effectiveness.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25
Fig. 26
Fig. 27

Similar content being viewed by others

References

  1. Anda B, Sjoberg DIK (2003) Applying use cases to design versus validate class diagrams—a controlled experiment using a professional modeling tool. In: Proceedings of international symposium on empirical software engineering, pp 50–60

  2. Atego. Artisan Studio. http://www.atego.com

  3. Bombieri N, Di Guglielmo G, Ferrari M, Fummi F, Pravadelli G, Stefanni F, Venturelli A (2010) HIFSuite: Tools for HDL code conversion and manipulation. EURASIP J Embed Syst 2010(1): 436328

    Article  Google Scholar 

  4. Bombieri N, Ebeid E, Fummi F, Lora M (2012) On the reuse of RTL IPs for SysML model generation. In 13th international workshop on microprocessor test and verification (MTV), pp 54–59

  5. Bombieri N, Fummi F, Guarnieri V, Stefanni F, Vinco S (2012) HDTLib: an efficient implementation of SystemC data types for fast simulation at different abstraction levels. Des Autom Embed Syst 16:115–135

    Article  Google Scholar 

  6. Bombieri N, Fummi F, Pravadelli G (2010) Abstraction of rtl ips into embedded software. In: Proceedings of 47th ACM/IEEE design automation conference (DAC ’10), pp 24–29

  7. Bombieri N, Fummi F, Pravadelli G (2011) Automatic abstraction of RTL IPs into equivalent TLM descriptions.IEEE Trans Comput 60(12):1730–1743

    Article  MathSciNet  Google Scholar 

  8. Bouquet F, Gauthier J, Hammad A, Peureux F (2012) Transformation of SysML structure diagrams to VHDL-AMS. In: Second workshop on design, control and software implementation for distributed MEMS (dMEMS), pp 74–81

  9. Destro P, Fummi F, Pravadelli G (2007) A Smooth Refinement Flow for Co-designing HW and SW Threads. In: Proceedings of the ACM/IEEE design automation Test in europe conference exhibition, 2007 (DATE ’07), pp 1–6

  10. Derler P, Lee EA, Vincentelli A-S (2012) Modeling cyber physical systems. Proc IEEE 100(1):13–28

    Article  Google Scholar 

  11. Di Guglielmo L, Fummi F, Pravadelli G, Stefanni F, Vinco S (2012) UNIVERCM: the UNIversal VERsatile computational model for heterogeneous system integration. IEEE Trans Comput 62(2):225–241

    Article  Google Scholar 

  12. EDALab s.r.l. HIFSuite http://www.hifsuite.com.

  13. Ferrari A, Mangeruca L, Ferrante O, Mignogna A (2012) Desyreml: a sysml profile for heterogeneous embedded systems

  14. Fowler M (2003) UML Distilled, a brief guide to the standard object modeling language, 3rd edn. Addison-Wesley Professional

  15. FreeHDL-V2CC. http://linux.die.net/man/1/freehdl-v2cc

  16. Gajski DD, Wu AC-H, Chaiyakul V, Mori S, Nukiyama T, Bricaud P (2000) Essential issues for IP reuse. In: Proceedings of asian and south pacific design automation conference (ASP-DAC 2000), pp 37–42

  17. Habibi A, Tahar S (2006) Design and verification of systemc transaction-level models. IEEE Trans Very Large Scale Integr (VLSI) Syst 14(1):57–68

    Article  Google Scholar 

  18. Harding N (2004) A real time Java UML 2.0 profile. In: Open control systems - The importance of industrial standards, pp 8/1–816

  19. Herrera F, Posadas H, Sanchez P, Villar E (2003) Systematic embedded software generation from SystemC. In: Proceedings of the ACM/IEEE design automation and test in Europe conference and exhibition, 2003 (DATE ’03), pp 142–147

  20. IBM. IBM Core Connect. http://www.chips.ibm.com/products/powerpc/cores

  21. IEEE (2012) IEEE standard for air interface for broadband wireless access systems – http://standards.ieee.org/getieee802/download/802.16-2012.pdf

  22. Kim YG, Hong HS, Bae DH, Cha SD (1999) Test cases generation from UML state diagrams. IEE Proc Softw 146(4):187–192

    Article  Google Scholar 

  23. Kobryn C (1998) Modeling enterprise software architectures using UML. In: Proceedings of 2nd international enterprise distributed object computing workshop, pp 25–34

  24. Mohamed MA (2013) FPGA Synthesis of VHDL OFDM System. Wirel Pers Commun 70(4):1885–1909

    Article  Google Scholar 

  25. Mueller W, He D, Mischkalla F, Wegele A, Whiston P, PeAs andil P, Villar E, Mitas N, Kritharidis D, Azcarate F, Carballeda M (2010) The SATURN Approach to SysML-Based HW/SW Codesign. In: Proceedings of IEEE computer society annual symposium on VLSI (ISVLSI ’10), pp 506–511

  26. Nguyen KD, Zhenxin S, Thiagarajan PS, Wong W-F (2004) Model-driven SoC design via executable UML to SystemC. In: Proceedings of real-time systems symposium, pp 459–468

  27. Object Management Group. SysML http://www.sysml.org

  28. Open Management Group. OMG UML: Unified Modeling Language

  29. OSTATIC. VHDLC. http://ostatic.com/vhdlc

  30. Riccobene E, Scandurra P, Rosti A, Bocchio S (2005) A SoC design methodology involving a UML 2.0 profile for SystemC. In: Proceedings of design automation and test in Europe (DATE ’05), vol 2, pp 704–709

  31. Smith M (1995) Graphical modelling and design with automatic code generation. In: IEE colloquium on partitioning in hardware-software codesigns, pp 8/1–8/4

  32. Stoye W, Greaves D, Richards N, Green J (2003) Using RTL-to-C++ translation for large soc concurrent engineering: a case study. Electron Syst Softw 1(1):20–25

    Article  Google Scholar 

  33. Van Beek DA, Reniers MA, Schiffelers RRH, Rooda JE (2007) Foundations of a compositional interchange format for hybrid systems In: Proceedings of the 10th international conference on Hybrid systems: computation and control, HSCC’07. Springer-Verlag, Berlin, pp 587–600

    Chapter  Google Scholar 

  34. Vanderperren Y, Mueller W, Dehaene W (2008) UML for electronic systems design: a comprehensive overview. Des Autom Embed Syst 12(4):261–292

    Article  Google Scholar 

  35. Wood SK, Akehurst DH, Uzenkov O, Howells WGJ, McDonald-Maier KD (2008) A model-driven development approach to mapping UML state diagrams to synthesizable VHDL. IEEE Trans Comput 57(10):1357–1371

    Article  MathSciNet  Google Scholar 

  36. Xi C, Hua LJ, ZuCheng Z, YaoHui S (2005) Modeling SystemC design in UML and automatic code generation. In: Proceedings of asia and south pacific design automation conference (ASP-DAC ’05), vol 2, pp 932–935

Download references

Author information

Authors and Affiliations

  1. University of Verona, Verona, Italy

    Nicola Bombieri, Emad Ebeid, Franco Fummi & Michele Lora

Authors
  1. Nicola Bombieri
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Emad Ebeid
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Franco Fummi
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Michele Lora
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Emad Ebeid.

Additional information

Responsible Editor: J. Bhadra

This work has been partially supported by the European project TOUCHMORE FP7-ICT-2011-7-288166

Rights and permissions

Reprints and permissions

About this article

Cite this article

Bombieri, N., Ebeid, E., Fummi, F. et al. On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation. J Electron Test 29, 647–667 (2013). https://doi.org/10.1007/s10836-013-5409-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-013-5409-5

Keywords

Search

Navigation