Abstract
Interconnection opens have become important defects in nanometer technologies. The behavior of these defects depends on the structure of the affected devices, the trapped gate charge and the surrounding circuitry. This work proposes an enhanced test generation methodology to improve the detectability of interconnection opens. This test methodology is called OPVEG. OPVEG uses layout information and a commercial stuck-at ATPG. Those signal values at the coupled lines which favor the detection of the opens, under a boolean based test, are attempted to be generated. The methodology is applied to four ISCAS85 benchmark circuits. The results show that a significant number of considered coupled signals are set to proper logic values. Hence, the likelihood of detection of interconnection opens is increased. The results are also given in terms of the amount of coupling capacitance having logic conditions favoring the defect detection. This shows the OPVEG benefits. Furthermore, those lines difficult to test can be identified. This information can be used by the designer to take design for test measures.
Similar content being viewed by others
References
Arumi D, Rodriguez-Montañes R, Figueras J (2008) Experimental characterization of CMOS interconnect open defects. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(1):123–136, January
Baker K, Gronthoud G, Lousberg M, Schanstra I, Hawkins C (1999) Defect-based delay testing of resistive vias-contacts a critical evaluation. In: International Test Conference, pp 467–476
CADENCE (2000) Custom IC design tools. Version 4.4.6
Champac VH, Zenteno A (2000) Detectability conditions for interconnection open defect. In: 18th IEEE VLSI test symposium, pp 305–311, May
Chen WY, Gupta SK, Breuer MA (2000) Test generation for crosstalk-induced faults: framework and computational results. In: Proc. Asian test symposium
Cong J, Pan Z, He L, Koh C-K, Khoo K-Y (1997) Interconnect design for deep submicron ICs. In: Proceedings of the IEEE international conference on computer-aided design, pp 478–485
Feltham DBI, Maly W (1991) Physically realistic fault models for analog CMOS neural networks. IEEE J Solid-State Circuits 26(9):1223–1229, September
Ghosh S, Ferguson FJ (2004) Estimating detection probability of interconnect opens using stuck-at test. In: GLSVLSI, pp 254–259
Giron A (2003) An strategy to test interconnection opens considering coupling capacitances. In: MsC Thesis-National Institute for Astrophysics, Optics and Electronics
Gomez R, Giron A, Champac V (2005) Testing of interconnection opens considering coupling signals. In: IEEE international symposium on defect and fault tolerance in VLSI systems, pp 247–255
Hawkins CF, Soden JM, Righter AW, Ferguson FJ (1994) Defect classes- an overdue paradigm for CMOS IC testing. In: International test conference, pp 413–425
Henderson CL, Soden JM, Hawkins CF (1991) The behavior and testing implications of CMOS IC logic gate open circuits. In: International test conference, pp 302–310
Ho R, Mai KW, Horowitz MA (2001) The future of wires. Proc. IEEE 89(4):490–504, April
Johnson S (1994) Residual charge on the faulty floating gate MOS transistors. In: International test conference, pp 555–561
Keller KJ, Saluja KK, Takahashi H, Takamatsu Y (2001) On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits. In: International test conference
Konuk H (1997) Fault simulation of interconnect opens in digital CMOS circuits. In: International conference in computer aided-design
Konuk H (1999) Voltage- and current-based fault simulation for interconnect open defects. IEEE Trans Comput-Aided Des Integr Circuits Syst 18(12):1768–1779, December
Konuk H, Ferguson FJ (1996) An unexpected factor int testing for CMOS opens: the die surface. In: IEEE VLSI test symposium
Konuk H, Ferguson FJ (1998) Oscillation and sequential behavior caused by opens in the routing in digital CMOS circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 17(11):1200–1210, November
Li JCM, McCluskey EJ (2000) Testing for tunneling opens. In: International test conference, pp 95–104
Makki R, Su S, Nagle T (1995) Transient power supply current testing of digital CMOS circuits. In: International test conference, pp 892–901
Maly W, Nag PK, Nigh P (1988) Testing oriented analysis of CMOS ICs with opens. In: Proc. int. conf. on computer-aided design, pp 344–347
Moore W, Gronthoud G, Baker K, Lousberg M (2000) Delay-fault testing and defects in deep sub-micron ICs-does critical resistance really mean anything? In: International test conference
Nazarian S, Huang H, Natarajan S, Gupta SK, Breuer MA (2002) XIDEN: crosstalk target identification framework. In: International test conference
Needham W, Prunty C, Yeoh EH (1998) High volume microprocessor test escapes, an analysis of defect our test are missing. In: Proceedings international test conference 1998, pp 25–34
Renovell M, Cambon G (1986) Topology dependence of floating gate faults in MOS circuits. Electron Lett 22(3):152–153, January
Renovell M, Cambon G (1992) Electrical analysis and modeling of floating-gate fault. IEEE Trans Comput-Aided Des 11(11):1450–1458, November
Rodriguez-Montañez R, Pineda J, Volf P (2002) Resistance characterization for weak open defects. IEEE Des Test 19:18–26
Rodriguez-Montañez R et al (2007) Diagnosis of full open defects in interconnecting lines. In: 25th IEEE VLSI test symposium
Rodriguez Montañez R, Arumi D, Figueras J, Eichenberger S, Hora C, Kruseman B (2007) Impact of gate tunnelling leakage on CMOS circuits with full open defects. IEE Electron. Lett. 43(21):1140–1141, 11th October
Sato Y et al (2002) A persistent diagnostic technique for unstable defects. In: International test conference
Spinner S et al (2007) Simulating open-via defects. In: 16th Asian test symposium
Stamper A, McDevitt TL, Luce SL (1998) Sub-0.25-micron interconnect scaling: damascene copper versus substractive aluminum. In: IEEE adv. semiconductors manufacturing conference, pp 337–346
SYNOPSIS (2001) TetraMAX ATPG User Guide. Version 2001.08, August
Takahashi H, Higami Y, Kikkawa T, Aikyo T, Takamatsu Y, Yamasaki K, Tsutsumi T, Yotsuyanagi H, Hashizume M (2007) Test generation and diagnostic test generation for open faults with considering adjacent lines. In: IEEE international symposium on defect and fault tolerance in VLSI systems, pp 243–251
Thompson KM (1995) Intel and the myths of test. In: The keynote address of ITC
Xue H, Di C, Jess JAG (1994) Probability analysis for CMOS floating gate faults. In: European design and test conference, pp 443–448
Yim JS, Kyung CM (1999) Reducing cross-coupling among interconnect wires in deep-submicron datapath design. In: Proc. of design automation conference, DAC, pp 485–490
Zenteno A, Champac VH (2001) Detectability conditions of full opens in the interconnections. J Electron Test: Theor Appl 17:85–95
Zou W, Cheng W-T, Reddy SM (2006) Interconnect open defect diagnosis with physical information. In: 15th Asian test symposium
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: M. Breuer
Rights and permissions
About this article
Cite this article
Gómez, R., Girón, A. & Champac, V.H. A Test Generation Methodology for Interconnection Opens Considering Signals at the Coupled Lines. J Electron Test 24, 529–538 (2008). https://doi.org/10.1007/s10836-008-5085-z
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-008-5085-z